Vatsal Khandelwal

Software Engineer

Delhi, India5 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Expertise in VLSI and Embedded Systems.
Hands-on experience with Cadence tools.
Strong foundation in RTL design and layout.

Stackforce AI infers this person is a VLSI and Embedded Systems Engineer with strong design capabilities.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)Rtl Design

Other Skills

VerilogDigital ElectronicsEmbedded SystemsCadence VirtuosoCadence Virtuoso Layout EditorC (Programming Language)C++Communication SystemsEldo

Experience

5 yrs 1 mo

Total Experience

2 yrs 6 mos

Average Tenure

3 yrs 8 mos

Current Experience

Nvidia

2 roles

Physical Design Engineer

Aug 2022 – Present · 3 yrs 8 mos · Bengaluru, Karnataka, India

VerilogVery-Large-Scale Integration (VLSI)Digital ElectronicsEmbedded SystemsCadence VirtuosoCadence Virtuoso Layout Editor+1

Hardware Intern

Jan 2022 – Jul 2022 · 6 mos · Bengaluru, Karnataka, India

Indraprastha institute of information technology, delhi

2 roles

Teaching Assistant

Sep 2020 – Jan 2022 · 1 yr 4 mos

M Tech Student

Aug 2020 – Jan 2022 · 1 yr 5 mos

I am persuing MTech in VLSI and EMBEDDED SYSTEMS. I have deep interest in Core VLSI.
I have learned lot of industry profile work like layout design, RTL to GDS flow, verilog.

Education

Indraprastha Institute of Information Technology, Delhi

Master of Technology - MTech — VLSI

Jul 2020 – Jun 2022

Dr Akhilesh Das Gupta Institute of Professional Studies

Bachelor of Technology — Electrical and Electronics Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Rtl Design

Explore similar profiles based on matching skills and experience

Dheeraj Anand

Senior Manager Silicon Design Engineering

at AMD

Bengaluru, India20 yrs 5 mos exp

VLSIPhysical Design

Amit Mishra

Principal Engineer

at Intel Corporation

Bengaluru, India14 yrs 7 mos exp

Akhil Yakkala

Senior silicon Design Engineer

at AMD

West Godavari, India4 yrs exp

Field-Programmable Gate Arrays (FPGA)Verilog

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp

ASICFunctional Verification

Yashas Uppoor

ASIC Design Engineer

at Google

Bengaluru, India6 yrs 9 mos exp

ASIC DesignVLSI

Kirandeep Kaur

RTL Design Engineer

at Intel Corporation

Delhi, India4 yrs 9 mos exp

RTL DevelopmentTestingRTL CodingLogic DesignWeb Development

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs exp

Functional VerificationSystemVerilog

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)