A

Anuraag Gupta

Software Engineer

Bengaluru, Karnataka, India14 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Design Verification Engineer at NVIDIA with extensive experience.
  • Expertise in VHDL and Verilog for ASIC design.
  • Involved in assistive technology projects for the blind.
Stackforce AI infers this person is a Senior Design Verification Engineer specializing in ASIC design and assistive technology.

Contact

LinkedIn

Skills

Core Skills

VhdlVerilog

Other Skills

Computer ArchitectureAutomationASICBusiness ObjectsExcelsiusProgrammingC++Embedded SystemsCSimulations

Experience

14 yrs 11 mos
Total Experience
7 yrs 5 mos
Average Tenure
12 yrs 11 mos
Current Experience

Nvidia

4 roles

Senior Design Verification Engineer

Mar 2018 – Present · 8 yrs 2 mos

VHDLVerilogComputer ArchitectureAutomationASIC

Senior Design Verification Engineer

Promoted

Apr 2015 – Feb 2018 · 2 yrs 10 mos

VHDLVerilogComputer ArchitectureAutomationASIC

Design Verification Engineer

May 2013 – Apr 2015 · 1 yr 11 mos

VHDLVerilogComputer ArchitectureAutomationASIC

ASIC Design Intern

Jul 2012 – Sep 2012 · 2 mos

Barclays capital

Analyst - Technology

May 2009 – Jul 2009 · 2 mos

  • Worked as a part of the Application Management Service Centre to automate various reporting processes and created dashboards for real-time service management operations
  • Specialties
  • Business Objects, Excelsius
Business ObjectsExcelsius

Assistive technologies group, iitd

Member

Sep 2008 – Sep 2010 · 2 yrs

  • Involved in interaction with organizations for the blind and field trials for product development of related projects (Smart-Cane and Bus-ID system) in IIT-Delhi. http://smartcane.saksham.org/

Education

UCLA

Master of Science (MS) — Electrical engineering

Jan 2011 – Jan 2013

Indian Institute of Technology, Delhi

B.Tech — Electrical Engineering

Jan 2006 – Jan 2010

Stackforce found 100+ more professionals with Vhdl & Verilog

Explore similar profiles based on matching skills and experience

Hari Kishore

Hari Kishore

Sr Staff Engineer

at MediaTek

Bengaluru, India8 yrs 2 mos exp
Very-Large-Scale Integration (VLSI)Logic Synthesis
Sai Srinivas

Sai Srinivas

Staff Engineer

at Qualcomm

Bengaluru, India14 yrs 7 mos exp
VerilogASIC
Arun Kumar

Arun Kumar

Verification Engineer

at Alpha Numero (ANTS Global Systems Pvt Ltd)

Ahmedabad, India3 yrs 3 mos exp
DO-254 processFunctional Verification
Abhijith Yadav P

Abhijith Yadav P

Senior Lead Engineer

at Qualcomm

Hyderabad, India9 yrs 3 mos exp
Analog Circuit DesignVery-Large-Scale Integration (VLSI)
Sameer Chaudhary

Sameer Chaudhary

Consultant

at Cadence Design Systems

Noida, India14 yrs 4 mos exp
EDAASIC
SM

Srinivas Marni

Staff DFT Engineer

at MediaTek

India8 yrs 3 mos exp
Application-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)
Jashan Jain

Jashan Jain

Nodal Officer

at Ministry of Electronics and Information Technology

Delhi, India6 yrs 9 mos exp
Vivek Vihar

Vivek Vihar

Sr Staff Physical Design Engineer

at Renesas Electronics

Noida, India11 yrs 10 mos exp