Farheen Safdar

Software Engineer

Bengaluru, Karnataka, India1 yr 10 mos experience

Key Highlights

  • Experienced Physical Design Engineer at Google.
  • Strong foundation in VLSI and digital design.
  • Proficient in Python and problem-solving skills.
Stackforce AI infers this person is a VLSI and Physical Design specialist in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVery-large-scale Integration (vlsi)Python (programming Language)

Other Skills

Static Timing AnalysisDigital DesignsRTL DesignEnglishCommunicationC++TeamworkLeadershipDebateCreative WritingAXII2CProblem SolvingJoint Test Action Group (JTAG)Xilinx ISE

Experience

1 yr 10 mos
Total Experience
1 yr 10 mos
Average Tenure
1 yr 10 mos
Current Experience

Google

Physical Design Engineer

Jul 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India · On-site

Physical DesignStatic Timing AnalysisVery-Large-Scale Integration (VLSI)Digital DesignsRTL Design

Amd

Intern

Aug 2023 – Jun 2024 · 10 mos · Bangalore · On-site

  • Co-op/Intern in Debug Tools
Python (Programming Language)English

Telecom regulatory authority of india(trai)

Research Associate

Jun 2019 – Aug 2021 · 2 yrs 2 mos · New Delhi, Delhi, India

EnglishCommunication

Telecommunication consultant india limited

Summer Intern

May 2018 – Jul 2018 · 2 mos · New Delhi, Delhi, India

  • Summer Internship
EnglishCommunication

Education

Delhi Technological University (Formerly DCE)

Mtech — VLSI

Aug 2022 – May 2024

Jamia Millia Islamia

Bachelor of Technology - BTech — Electronics and Communication Engineering

Aug 2015 – May 2019

St. Mary's English High School, Jamshedpur

Intermediate — Science

Apr 2012 – Mar 2014

St. Mary's English High School, Jamshedpur

High school

Mar 2011 – Apr 2012

Stackforce found 100+ more professionals with Physical Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Vrinda Garg

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 3 mos exp
himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp
Sahil Srivastava

Sahil Srivastava

SoC Design Intern

at Intel Corporation

Delhi, India0 mo exp
DFTElectronic EngineeringDigital Electronics
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisLogic Synthesis
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
Shivam Singh

Shivam Singh

Staff Engineer

at MediaTek

Bengaluru, India5 yrs 8 mos exp