S

Sravanthi Pedireddi

CTO

Bengaluru, Karnataka, India8 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in leading complex SoC design projects.
Proficient in utilizing advanced EDA tools.
Strong collaboration with cross-functional teams.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in SoC and ASIC development.

Contact

Skills

Core Skills

Soc DesignAsic Design

Other Skills

System-on-Chip (SoC) designEDA toolsVery-Large-Scale Integration (VLSI)physical designStatic Timing Analysislinux

Experience

8 yrs 2 mos

Total Experience

2 yrs 5 mos

Average Tenure

4 yrs 1 mo

Current Experience

Hcl technologies

3 roles

Technical Lead

Promoted

Aug 2024 – Present · 1 yr 8 mos

Lead Engineer

Promoted

Jul 2021 – Mar 2022 · 8 mos · Bangalore Urban, Karnataka, India

Member Of Technical Staff

Aug 2018 – Jul 2021 · 2 yrs 11 mos · Bangalore Urban, Karnataka, India

Intel corporation

SoC Design Engineer

Mar 2022 – Present · 4 yrs 1 mo · Bengaluru, Karnataka, India · Hybrid

Leading the design of complex system-on-chip (SOC) projects, utilizing cutting-edge EDA tools and methodologies.
Working collaboratively with cross-functional teams to deliver high-quality ASIC designs on schedule, emphasizing innovation and excellence.

System-on-Chip (SoC) designEDA toolsASIC designSoC DesignASIC Design

Tekishub consulting services

Member Of Technical Staff

Jun 2018 – Aug 2018 · 2 mos · Bangalore Urban, Karnataka, India

Semicon technolabs pvt.ltd

Physical Design Engineer

Dec 2017 – Jun 2018 · 6 mos · Bangalore Urban, Karnataka, India

Education

Malla Reddy Institute of Technology & Sciences

Master's degree — Embedded systems & VLSI design

konaseema institute of medical sciences and engineering

Bachelor's degree — Electronics and Communications Engineering

Stackforce found 47 more professionals with Soc Design & Asic Design

Explore similar profiles based on matching skills and experience

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 8 mos exp

ASICFPGASRESoCTrading Platforms

Chirag Kakani

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 8 mos exp

VerilogSystemVerilog

Ajinkya Kautikwar

Applications Engineer II

at Synopsys Inc

Yavatmal, India4 yrs 11 mos exp

Ajeet Kumar

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp

Static Timing AnalysisLow-power Design

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp

ASICFunctional Verification

Jigar Patel

Staff Engineer

at MediaTek

Bengaluru, India11 yrs 1 mo exp

ASICMemory Layout Design

Saurabh Arora

Senior Staff Engineer

at Qualcomm

Delhi, India13 yrs exp

Vinod Kumar B

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 11 mos exp

Physical DesignStatic Timing Analysis