Madhu Rao

Software Engineer

Bengaluru, Karnataka, India27 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Timing Closure.
Strong background in Low Power Design and Semiconductors.
Proven leadership in engineering roles at top tech companies.

Stackforce AI infers this person is a Semiconductor Engineering Expert with a focus on Physical Design and Low Power Solutions.

Contact

Skills

Core Skills

SemiconductorsPhysical Design

Other Skills

PerlTCLStatic Timing AnalysisTiming ClosureLow Power DesignEDALinuxPrimetimeASICHardware DesignRTL designVLSISoCLow-power Design

Experience

27 yrs 1 mo

Total Experience

5 yrs 7 mos

Average Tenure

6 yrs 4 mos

Current Experience

Google

Engineer

Jan 2020 – Present · 6 yrs 4 mos

PerlTCLStatic Timing AnalysisPhysical DesignTiming ClosureLow Power Design+10

Intel corporation

2 roles

Principal Engineer

Sep 2019 – Jan 2020 · 4 mos

Director, Engineering

Apr 2017 – Jan 2020 · 2 yrs 9 mos

Qualcomm

Principal Engineer

Oct 2014 – Mar 2017 · 2 yrs 5 mos · Bangalore

Intel corporation

Member, Technical Staff

Jan 2001 – Feb 2002 · 1 yr 1 mo

Texas instruments

Member, Group Technical Staff

Mar 1999 – Oct 2014 · 15 yrs 7 mos

Education

Indian Institute of Science (IISc)

Master of Engineering — Micro-electronics

Jan 1997 – Jan 1999

Bangalore University

BE — Electronics & Communication

Jan 1992 – Jan 1996

Stackforce found 100+ more professionals with Semiconductors & Physical Design

Explore similar profiles based on matching skills and experience

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 2 mos exp

CharacterizationASIC

Ankit Kumar

Lead Sr Physical Design Engineer

at Google

Bengaluru, India13 yrs 9 mos exp

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp

Santosh Tripathy

Senior Director, AI Silicon Engineering

at Microsoft

Bengaluru, India23 yrs 5 mos exp

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp

Static Timing AnalysisLogic Synthesis

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp

Digital Circuit DesignVLSI

Ganesh Kumar

Senior Principal

at Renesas Electronics

Hyderabad, India26 yrs 11 mos exp

ASICVLSI

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp

Functional VerificationSoC