Janak Patel

Software Engineer

Milpitas, California, United States15 yrs 3 mos experience
Highly Stable

Key Highlights

  • Experienced in Functional Verification and SoC design.
  • Proficient in Verilog and SystemVerilog.
  • Strong background in VLSI and ASIC development.
Stackforce AI infers this person is a VLSI Design Verification Engineer with expertise in Functional Verification and SoC architecture.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationSoc

Other Skills

Application-Specific Integrated Circuits (ASIC)CDebuggingFormal VerificationPerlPhysical DesignSemiconductorsSystemVerilogUVMVerilogVery-Large-Scale Integration (VLSI)

Experience

Amazon web services (aws)

Design Verification Engineer

Jul 2022 – Present · 3 yrs 8 mos · Cupertino, California, United States

VerilogSystemVerilogSoCFunctional VerificationUVMFormal Verification

Einfochips (an arrow company)

3 roles

Technical Lead (Design Verification)

Oct 2016 – Sep 2022 · 5 yrs 11 mos

Senior Design Verification Engineer

Jun 2011 – Oct 2016 · 5 yrs 4 mos

Trainee Physical Design Engineer

Dec 2010 – Jun 2011 · 6 mos

Education

U.V.Patel College of Engineering - India

Bachelor of Technology (B.Tech.) — Electronics & communication Engineering

Jan 2007 – Jan 2011

Stackforce found 100+ more professionals with Functional Verification & Soc

Explore similar profiles based on matching skills and experience

Jaya Jagadish

Jaya Jagadish

Senior Vice President Silicon Design Engineering

at AMD

Bengaluru, India31 yrs 3 mos exp
Arjun Bharatkumar Soni

Arjun Bharatkumar Soni

Principal verification engineer

at Marvell Technology

Milpitas, United States15 yrs exp
Kalyan Kar

Kalyan Kar

Performance Design Verification Engineer

at Google

Bengaluru, India13 yrs 9 mos exp
GPU Performance AnalysisGPU ValidationMemory ManagementPerformance Design VerificationPerformance Engineering
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 3 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
JK

Jagjeevan Kandukuri

Senior Member of Technical Staff

at Mirafra Technologies

San Jose, United States18 yrs 8 mos exp
NVM Express (NVMe)Universal Verification Methodology (UVM)
Deepak Garg

Deepak Garg

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India19 yrs 11 mos exp
Ajit Balasubramanian

Ajit Balasubramanian

Senior Staff Engineer

at Eridu

Bengaluru, India19 yrs 6 mos exp
Srikanth Puvvada

Srikanth Puvvada

Senior Architect

at Krutrim

Bengaluru, India25 yrs 2 mos exp