SACHIN P. — Software Engineer
Experienced Design Verification Engineer with a demonstrated history of working in the VLSI industry. Skilled in Universal Verification Methodology (UVM), SystemVerilog Language. Strong engineering professional graduated from HCET/RGPV.
Stackforce AI infers this person is a VLSI Design Verification Engineer with expertise in semiconductor technologies.
Location: Bengaluru, Karnataka, India
Experience: 13 yrs 3 mos
Skills
- Semiconductor Engineering
- Digital Designs
Career Highlights
- Expertise in VLSI design verification.
- Proficient in UVM and SystemVerilog.
- Strong background in semiconductor engineering.
Work Experience
Qualcomm
Senior Lead Engineer (3 yrs 5 mos)
Senior Engineer (3 yrs)
Wipro
Design Verification Engineer (1 yr 2 mos)
Tessolve
Design Verification Engineer (2 yrs 1 mo)
HCET/RGPV
Student (3 yrs 7 mos)
Education
Master of Technology - MTech at Birla Institute of Technology and Science, Pilani
at HCET/RGPV