Arjun M.

Director of Engineering

Bengaluru, Karnataka, India17 yrs 11 mos experience

Highly Stable

Key Highlights

Director of Engineering at Intel Corporation
Expert in CPU Design and Circuit Technology
Led teams in high-stakes semiconductor projects

Stackforce AI infers this person is a semiconductor engineering expert with extensive leadership experience in CPU design.

Contact

Skills

Core Skills

I/o DesignDigital Circuit Design

Other Skills

DebuggingVLSIASICVerilogSignal TimingHigh-speed Digital DesignSystem on a Chip (SoC)Very-Large-Scale Integration (VLSI)

Experience

17 yrs 11 mos

Total Experience

9 yrs 7 mos

Average Tenure

8 yrs 4 mos

Current Experience

Intel corporation

4 roles

Director of Engineering, CPU Design, Circuits technology

Promoted

Jul 2025 – Present · 10 mos

Senior Design Manager

Promoted

Oct 2021 – Jul 2025 · 3 yrs 9 mos

Design Manager

Promoted

Sep 2018 – Sep 2021 · 3 yrs

Digital Design Engineer

Dec 2017 – Sep 2018 · 9 mos

Sandisk, a western digital brand

2 roles

Design Manager

Dec 2016 – Dec 2017 · 1 yr

Staff Design Engineer

May 2008 – Dec 2016 · 8 yrs 7 mos

Lead the IO design and ACT verification team for a couple of projects with a team of 4-6 reporting to me. Managing 2 direct reportees.
Working with a global design team spread across USA & Japan on various projects with effective communication.
Working closely with systems & applications team for seamless integration of the NAND memory in the final products.

Broadcom

Engineering Intern

Sep 2007 – Dec 2007 · 3 mos · Irvine, California

• Responsible for testing of various networking protocols of BCM96XX8 modems.

Education

University of Southern California

MS

Jan 2006 – Jan 2007

Visvesvaraya Technological University

BE — ECE

Jan 2002 – Jan 2006

Stackforce found 100+ more professionals with I/o Design & Digital Circuit Design

Explore similar profiles based on matching skills and experience

vykuntam mahesh

Senior Member of Technical Staff

at AMD

Hyderabad, India15 yrs exp

Logic SynthesisVerilog

Mayank Chaudhary

Senior Design Verification Lead

at Qualcomm

Bengaluru, India8 yrs 5 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Piyush Yadav

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp

Tadakamalla Gourav

RTL DESIGN AND VERIFICATION ENGINEER

at KT Semicon

Hyderabad, India1 yr 5 mos exp

VerilogSystemVerilog

Pradeep Kumar Kommoju

Senior Engineer

at MediaTek

Tiruchirappalli, India10 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Mohan Ganesh Pediredla

Member of Technical Staff

at AMD

Bengaluru, India7 yrs 11 mos exp

Circuit DesignLogic Design

Rinki Singh

student

at B. E. ECE

Punjab, India4 yrs exp

Hemant Harnekar

Principal Engineer

at Broadcom

Bengaluru, India16 yrs 3 mos exp