J

Jagadish Bhavanam

Software Engineer

Bengaluru, Karnataka, India11 yrs 4 mos experience
Highly Stable

Key Highlights

  • Expert in SOC verification and integration.
  • Proficient in ARM-Cortex M4 core technologies.
  • Strong background in hardware verification methodologies.
Stackforce AI infers this person is a Hardware Verification Engineer with expertise in SOC technologies and integration.

Contact

Skills

Core Skills

Hardware VerificationTest PlanningDebugging

Other Skills

USBCARM-Cortex M4DFD ExpertVerilogsystem verilogUniversal Verification Methodology (UVM)System on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)

About

Worked on SOC level IP integration Verification using C Worked on SOC Verification with ARM-Cortex M4 core Protocol Knowledge AMBA-APB, AHB Lite, AXI Worked with Incisive Simulator

Experience

11 yrs 4 mos
Total Experience
3 yrs 2 mos
Average Tenure
1 yr 8 mos
Current Experience

Qualcomm

Staff Engineer

Oct 2024Present · 1 yr 8 mos · Bengaluru, Karnataka, India · On-site

Intel corporation

SoC Design Engineer

Jul 2021Oct 2024 · 3 yrs 3 mos · Bangalore Urban, Karnataka, India

Hardware VerificationDebugging

Synopsys ind pvt ltd

ASIC Design Engineer

Feb 2018Jul 2021 · 3 yrs 5 mos · Bengaluru Area, India

USBDebugging

Wipro technologies

Project Engineer

Jan 2015Jan 2018 · 3 yrs · Cochin Area, India

  • Worked on SOC level IP integration Verification using C
  • Worked on SOC Verification with ARM-Cortex M4 core
  • Protocol Knowledge AMBA-APB, AHB Lite, AXI
  • Worked with Incisive Simulator
DebuggingTest Planning

Education

R M K College of Engineering and Technology

Bachelor’s Degree — Electronics and communication Engineering

Jan 2009Jan 2013

Narayana Junior college

High School — MPC

Jan 2007Jan 2009

V.B.R English Medium Residential High School

High School — SSC

Jan 2005Jan 2007

Stackforce found 100+ more professionals with Hardware Verification & Test Planning

Explore similar profiles based on matching skills and experience