B

BOJJE NANDIVARDHAN REDDY

Software Engineer

Bengaluru, Karnataka, India1 yr 5 mos experience

Key Highlights

  • Expert in automating STA flows with TCL scripting.
  • Strong background in advanced STA methodologies.
  • Proficient in debugging complex timing issues.
Stackforce AI infers this person is a Semiconductor EDA professional with expertise in timing analysis and automation.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisTcl Scripting

Other Skills

SdcTCLPrimeTimeSignal IntegrityDebuggingTiming AnalysisVerilogCMOSDFTLow-power DesignAutomationSpefDesign ToolsPower Purchase AgreementsPower Integrity

About

STA Engineer with hands-on experience in PrimeTime, specializing in automating STA flows using TCL scripting. Strong exposure to advanced STA methodologies including SMC, Hyperscale, HyperGrid, 3DIC, and Signal Integrity. Skilled in timing analysis, debug, and close collaboration with R&D teams to drive effective fixes.

Experience

1 yr 5 mos
Total Experience
1 yr 5 mos
Average Tenure
1 yr 5 mos
Current Experience

Synopsys inc

STA Engineer

Jan 2025 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

  • STA Engineer for PrimeTime tool development.
  • Validate and verify newly developed features by creating flow TCLs and executing them on customer designs for the latest PrimeTime releases.
  • Hands-on experience with SMC, Hyperscale, HyperGrid, 3DIC, DVD, SPICE, MIS and Signal Integrity (SI) flows.
  • Proficient in developing TCL scripts, Verilog testcases, and SDC constraints for design-level testing.
  • Strong expertise in debugging timing reports and analyzing complex timing issues.
  • Working closely with R&D teams on root cause analysis and driving fixes for identified issues.
SdcTCLPrimeTimeSignal IntegrityDebuggingTiming Analysis+2

Udemy

Physical Verification

Jan 2025 – Jan 2025 · 0 mo

CMOSDFT

Rv skills design centre

Physical Design Trainee | Physical Verification Trainee

Mar 2024 – Sep 2024 · 6 mos · Bengaluru, Karnataka, India

Low-power DesignAutomation

Education

SRM IST Chennai

Bachelor of Technology - BTech — Electronics and Communications Engineering

Sep 2020 – May 2024

Narayana Junior College - India

Intermediate — MPC

Jun 2018 – Mar 2020

Montessori English Medium School

Secondary school certificate

Jun 2017 – Apr 2018

Stackforce found 100+ more professionals with Static Timing Analysis & Tcl Scripting

Explore similar profiles based on matching skills and experience

ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Ankur Kumar

Ankur Kumar

Senior Flight Software Enginner

at Pixxel

Bengaluru, India5 yrs 6 mos exp
Embedded LinuxFPGA DesignRTL DesignVerification and ValidationSubject Matter Expertise
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Venkata Durga Prabhas Allacheruvu

Venkata Durga Prabhas Allacheruvu

ASIC Design Verification Engineer SpanIdea Systems @ Broadcom

at SpanIdea Systems

Guntur, India1 yr 11 mos exp
ASIC / SoC VerificationUVMVerification and Validation (V&V)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Jeevan Kishore Challa

Jeevan Kishore Challa

Senior Physical Design Engineer

at Qualcomm

Hyderabad, India5 yrs 7 mos exp
Physical DesignTeaching