Ashish Kumar Rawat

Software Engineer

Bengaluru, Karnataka, India11 mos experience

Key Highlights

  • VLSI enthusiast with hands-on experience in ASIC verification.
  • Strong educational background in VLSI design and embedded systems.
  • Proficient in multiple verification methodologies and tools.
Stackforce AI infers this person is a VLSI and ASIC verification specialist with a focus on embedded systems.

Contact

LinkedIn

Skills

Other Skills

Universal Verification Methodology (UVM)Cadence VirtuosoTesting and verificationLow power vlsiAnalog mix signal integrated circuitPhysical DesignSystemVerilogRTL DesignRTL CodingElectrical EngineeringVerilog hdlXilinx VivadoT spice by synopsisdigital vlsimatlab simulation

About

As a vlsi enthusiast i am exploring my self to work in a organisation, whatever I have knowledge and skills for the success of an organisation

Experience

11 mos
Total Experience
11 mos
Average Tenure
11 mos
Current Experience

Qualcomm

2 roles

RTL Verification Engineer

Jul 2025 – Present · 11 mos · On-site

Interim Engineering Intern

Aug 2024 – Jun 2025 · 10 mos · On-site

Education

National Institute of Technology Rourkela

Master of Technology - MTech — VLSI Design and Embedded Systems

Jul 2023 – Jul 2025

Indian Institute of Science (IISc)

Master's degree — Product design

Jul 2023 – Aug 2023

Kamla Nehru Institute of Technology, Sultanpur

Bachelor of Technology - BTech — Electrical engineering

Oct 2017 – Oct 2021

Jawahar Navodaya Vidyalaya - JNV

10th 12th — Science

Jul 2009 – Oct 2016

Stackforce found 100+ more professionals with Universal Verification Methodology (UVM) & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Amal Vincent

Amal Vincent

Senior Verification Engineer

at NVIDIA

Kannur, India5 yrs 11 mos exp
Amit singh

Amit singh

Embedded System Trainee

at Emertxe Information Technologies

Bengaluru, India11 mos exp
Embedded SystemsC++Firmware Development
Anup Singh

Anup Singh

Senior EDA Engineer

at Quantum Motion

London, United Kingdom6 yrs 7 mos exp
PDK DevelopmentAnalog IC DesignEDA Tool Integration
Ashish Kumar Rawat - Software Engineer | Stackforce