Anand Bhujade

Software Engineer

Nagpur, Maharashtra, India5 yrs 6 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC and VLSI design methodologies.
  • Proficient in Python and multiple hardware description languages.
  • Strong background in design verification and physical design.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC development and verification.

Contact

LinkedIn

Skills

Core Skills

Asic DesignVlsi DesignDesign Verification

Other Skills

Python (Programming Language)CVerilogVery-Large-Scale Integration (VLSI)SPICEVivadoXilinx ISETCADMatlabcomsolVHDLC++Cadence VirtuosoLogic SynthesisPhysical Design

Experience

5 yrs 6 mos
Total Experience
3 yrs 3 mos
Average Tenure
2 yrs 2 mos
Current Experience

Qualcomm

Senior Design Engineer

Apr 2024 – Present · 2 yrs 2 mos · Bengaluru, Karnataka, India · On-site

Python (Programming Language)CVerilogVery-Large-Scale Integration (VLSI)SPICEVivado+20

Cadence design systems

2 roles

Lead Design Engineer

Promoted

Jul 2023 – Apr 2024 · 9 mos

Design Engineer

Dec 2020 – Jul 2023 · 2 yrs 7 mos

ASIC DesignPython (Programming Language)

Qualcomm

Design Verification Engineer

Jan 2020 – Jul 2020 · 6 mos · Bengaluru, Karnataka, India

Python (Programming Language)Design verification

Visvesvaraya national institute of technology

Teaching Assistant

Jan 2019 – Jun 2019 · 5 mos · Nagpur, Maharashtra, India

Education

Visvesvaraya National Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2017 – Jan 2019

GOVERNMENT COLLEGE OF ENGINEERING, JALGAON.

Bachelor of Engineering - BE — Electronics And Telecommunication

Jan 2012 – Jan 2016

Jawahar Navodaya Vidyalaya - JNV

Jan 2005 – Jan 2012

Stackforce found 100+ more professionals with Asic Design & Vlsi Design

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification