Siya Patil

Head of Design

Pune, Maharashtra, India0 mo experience
AI EnabledAI ML Practitioner

Key Highlights

  • Strong foundation in AI and machine learning.
  • Hands-on experience in digital circuit design.
  • Active involvement in student leadership and event management.
Stackforce AI infers this person is a skilled candidate in AI/ML and Engineering sectors.

Contact

LinkedIn

Skills

Core Skills

Digital Circuit DesignVlsiGenerative AiLarge Language Models (llm)Machine LearningDigital Signal ProcessingEvent ManagementNetworkingTeamwork

Other Skills

VerilogXilinx VivadoBit ManupulationTokenizationRetrieval-Augmented Generation (RAG)Agentic AIMicrosoft AzurePython (Programming Language)PyTorchData AnalysisCommunicationConnectionsTeam CoordinationDanceEvent Planning

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Technical council | indian institute of technology gandhinagar

Secretary, Embed Club

Jun 2025 – Present · 1 yr

  • Spearheading the Embed Club, a hobby group under the Technical Council focused on embedded systems. The club empowers students to explore microcontroller-based development, hardware programming, and IoT applications through hands-on projects, workshops, and mentorship.

Forvia hella

GenAI Developer Intern

May 2025 – Jul 2025 · 2 mos · Pune, Maharashtra, India · On-site

Generative AILarge Language Models (LLM)TokenizationRetrieval-Augmented Generation (RAG)Agentic AIMicrosoft Azure

Madhav lab iitk

Student Researcher

May 2024 – Aug 2024 · 3 mos · Kanpur, Uttar Pradesh, India · On-site

  • Worked on Label Propagation using Semi-Supervised Learning for Singer Classification
Machine LearningDigital Signal ProcessingPython (Programming Language)PyTorch

Nanodc lab, iit gandhinagar

Student Researcher

Dec 2023 – Present · 2 yrs 6 mos · On-site

  • Undertook a project under the guidance of Professor Joycee Mekie
VerilogXilinx VivadoBit ManupulationDigital Circuit DesignVLSI

Student support services, iit gandhinagar

Student Guide

Aug 2023 – Jun 2024 · 10 mos

  • The Student Support Service is a team driven by a dedicated team of faculty members who offer assistance to students with a broad range of concerns.

Blithchron, iit gandhinagar

Senior Events Executive

May 2023 – Jun 2024 · 1 yr 1 mo · India · On-site

  • A senior member in the organizing committee of the Cultural Fest of IIT Gandhinagar, Blithchron

Pdc council, iit gandhinagar

General Member

May 2023 – Apr 2024 · 11 mos · India

  • The council provides the student body with a structured framework for their overall professional development
NetworkingData AnalysisCommunicationEvent ManagementConnectionsTeam Coordination

Step up, iit gandhinagar

Member

Oct 2022 – May 2023 · 7 mos · India · On-site

  • Represented IIT Gandhinagar in the 5th Inter IIT Cultural meet held at IIT Madras in year 2023 and a core member in the club
TeamworkDanceTeam Coordination

Education

Indian Institute of Technology Gandhinagar

B.Tech — Electrical Engineering

Jan 2022 – Jan 2026

DAV Public School

High school — Schooling

Apr 2007 – Jun 2020

Stackforce found 100+ more professionals with Digital Circuit Design & Vlsi

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)