Rahul Kumar

Software Engineer

Noida, Uttar Pradesh, India14 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over 14 years of experience in CAD workflows.
  • Expert in mixed-signal verification challenges.
  • Published multiple papers in top industry conferences.
Stackforce AI infers this person is a Semiconductor Engineering expert specializing in CAD methodologies and mixed-signal verification.

Contact

Skills

Core Skills

CharacterizationCad MethodologyModelingFlow Automation

Other Skills

Methodology ProjectsCAD ViewsIBIS ModelTCL/TKStatic Timing AnalysisSynthesisDebuggingSemiconductorsASICSoCApplication-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)VerilogIBISLiberty

About

I am a Senior Staff Engineer at STMicroelectronics with over 14 years of experience executing and scaling high-class CAD views generation and validation workflows. My career is defined by driving robust SoC design enablement—delivering frontend and behavioral views that bridge the gap between silicon and simulation. ​Having served as a trusted technical anchor at both STM and Qualcomm, I excel at setting up comprehensive verification, benchmarking tool methodologies, and collaborating closely with global EDA vendors to refine CAD views methodologies. . My passion for solving complex mixed-signal verification challenges and implementing strict quality checks has led to several publications at DAC, IEEE SPI, EDA conferences, IBIS summits and STM Techweeks. ​ Core Technical Specialties: ​Enablement: High-Class CAD Views, Library Release and QA, CAD Methodology and Benchmarking, R2G flow support. ​ Modeling & Characterization: Behavioral Modeling (1. Verilog for all type of simulations(AMS, RTL, GLS, ATPG, UPF, RNM etc..), implementation and test models , 2. IBIS, IBIS-AM, CPM/CMM for SI/PI), Analog/Digital pre-silicon Characterization, Timing/Power/Noise Modeling. ​ Simulation: AMS Simulations, STA, digital & Analog simulations.

Experience

14 yrs 11 mos
Total Experience
3 yrs 8 mos
Average Tenure
4 yrs 9 mos
Current Experience

Stmicroelectronics

6 roles

Senior Staff Engineer

Promoted

Oct 2023Present · 2 yrs 8 mos · Noida, Uttar Pradesh, India

Staff Engineer

Sep 2021Oct 2023 · 2 yrs 1 mo · Noida, Uttar Pradesh, India

Staff Engineer

Jul 2018Jul 2019 · 1 yr

Technical Lead

Jun 2016Jun 2018 · 2 yrs

  • Complex IP characterization (Aurora PHY, USBOTG PHY, D-PHY, DigRF, LVDS, I2C, Sub-LVDS, Compensation IOs) and Packaging along with leading some methodology projects.

Senior Design Engineer

Promoted

Jun 2014Jun 2016 · 2 yrs

  • Along with generation/validation of CAD Views to enable complete ASIC flow, I am owing IBIS model in team ( Generation, Validation & team support for IBIS Model), also owing tool to generate Celtic view and tool to generate ccs noise model.

Design Engineer

Apr 2012Jun 2014 · 2 yrs 2 mos

  • GPIO, ANALOG IO characterization and modeling (electrical + Behavioral).

Qualcomm

Senior Lead Engineer

Jul 2019Sep 2021 · 2 yrs 2 mos · Greater Bengaluru Area

Masamb electronics systems

Design Engineer

Jun 2011Apr 2012 · 10 mos · Noida, Uttar Pradesh, India

  • Flow Automation using TCL/TK and Physical views (LEF, GDS/CDL, Apache/Voltus, ICPACK, SIP) generation/Validation.

Education

Devi Ahilya Vishwavidyalaya

Master of Technology (M.Tech.)

Jan 2009Jan 2011

Bhagalpur College of Engineering

Bachelor of Engineering (B.E.)

Jan 2005Jan 2009

Stackforce found 100+ more professionals with Characterization & Cad Methodology

Explore similar profiles based on matching skills and experience