Pulkit Mahajan

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in Very-Large-Scale Integration (VLSI) projects.
  • Strong background in automation and problem-solving.
  • Proficient in multiple programming languages including Python and C.
Stackforce AI infers this person is a VLSI Engineer with expertise in automation and design methodologies.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Automation

Other Skills

Reference MethodologyE2EPython (Programming Language)Intel3Power ElectronicsStatic Timing AnalysisMultitaskingDatabasesProblem SolvingSynopsys Design CompilerPhysical DesignFusion CompilerTCLProject ManagementEnglish

Experience

3 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
3 yrs 11 mos
Current Experience

Synopsys inc

2 roles

R&D Engineering Sr Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India

Reference MethodologyE2EPython (Programming Language)Intel3Power ElectronicsStatic Timing Analysis+22

R&D Engineering Engineer

Jul 2022 – Feb 2025 · 2 yrs 7 mos · Bengaluru, Karnataka, India

  • EDAG group
AutomationVery-Large-Scale Integration (VLSI)

Power grid corporation of india limited

Summer Intern

Jan 2021 – Jun 2021 · 5 mos · Lucknow, Uttar Pradesh, India

  • Worked as an intern in PGCIL 765/400 kV substation in Lucknow for a duration of 18 weeks.

Education

Indian Institute of Technology Madras

Master of Technology - MTech — Microelectronics (Electrical Engineering)

Aug 2024 – Aug 2026

National Institute of Technology, Kurukshetra, Haryana

Bachelor of Technology - BTech — Electrical Engineering

Jan 2018 – Jan 2022

Lucknow Public School, Lucknow

CBSE (10+2) Board

Jan 2015 – Jan 2017

St. Francis’ College, Lucknow, India

ICSE 10th board

Jan 2003 – Jan 2015

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Automation

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)