Ravi Teja Vemuri

CEO

Hyderabad, Telangana, India13 yrs 2 mos experience

Most Likely To SwitchAI Enabled

Key Highlights

Over 13 years in ATE test engineering.
Expert in post-silicon validation and automation.
Innovative AI-driven solutions for engineering efficiency.

Stackforce AI infers this person is a Semiconductor Test Engineer specializing in post-silicon validation and automation.

Contact

Skills

Core Skills

Post-silicon ValidationData-driven AnalyticsAutomationTest DevelopmentDebug WorkflowsDft

Other Skills

SLM IP characterizationPythonPerlAI-powered automationPower AutomatePattern conversionYield analysisDFT activitiesPattern generationDiagnosisATPGSimulationsDFT patternsDebugCharacterization

About

ATE Test Engineer with 13+ years of experience in post-silicon bring-up, load board bring-up, test program development, yield improvement, and advanced data analytics across platforms such as 93K, Teradyne Tiger, and VLCT with good exposure in DFT (scan, ATPG), SLM IP characterization, HTOL, and silicon debug workflows. I specialize in designing end-to-end test methodologies, automating debug flows using Python/perl scripts, and driving engineering efficiency by reducing test time, improving GRR, and optimizing yield. Passionate about building scalable test solutions, mentoring teams, and bridging silicon design with ATE realities. Passionate about automation — built AI‑powered Power Automate based tools including an email summarization workflow to speed up issue triaging and reduce manual communication overhead.

Experience

13 yrs 2 mos

Total Experience

1 yr 10 mos

Average Tenure

2 yrs 10 mos

Current Experience

Synopsys inc

2 roles

Principal Solutions Engineer

Promoted

May 2026 – Present · 1 mo · Hybrid

Senior Staff Solutions Engineer

Aug 2023 – May 2026 · 2 yrs 9 mos · Hybrid

Lead post‑silicon bring‑up and validation of SLM IPs across customer SoCs, driving test‑function enhancements, silicon characterization, and debug workflows on Advantest V93K.
Manage HTOL experiments to study reliability and IP aging, enabling early detection of degradation trends using data‑driven analytics and custom Python/Perl automation.
Designed and deployed a self‑initiated AI‑powered Power Automate workflow that automatically summarizes technical problem statements received via email — improving triage speed and reducing manual communication overhead.
Authored an internal invention disclosure / patent submission on advanced SLM IP test methodologies (details confidential as per filing process).
Support customers and internal R&D teams with silicon debug, using internal analytics platforms.

Post-silicon validationSLM IP characterizationDebug workflowsData-driven analyticsPythonPerl+1

Micron technology

Staff Engineer

May 2022 – Aug 2023 · 1 yr 3 mos · Hyderabad, Telangana, India

Supporting activities related to media management algorithms for Pre-qual verification(ATE Test) team.

Intel corporation

Product Development Engineer

Nov 2019 – May 2022 · 2 yrs 6 mos · Bangalore, India

Developed pattern conversion flows from industry‑standard formats to Intel internal test platforms, ensuring accurate translation and timing consistency.
Built and validated playback simulation environments to check converted patterns and avoid silicon escapes.
Owned structural test development, debug, and yield‑analysis workflows across projects.
Contributed to debug of functional test modules, enabling faster root‑cause identification and corrective actions.
Improved test quality and coverage through systematic pattern optimization and conversion validation.

Pattern conversionDebug workflowsYield analysisTest development

Invecas

Senior Engineer

Feb 2018 – Nov 2019 · 1 yr 9 mos · Hyderabad Area, India

Supporting all block level DFT activities including mbist, scan, edt insertions, pattern generation and simulations.
Developed script to convert any kind of ATE logs to tool readable format
Supporting Test teams in bringing up DFT patterns on silicon, perform diagnosis to find route causes for pattern fails on silicon

DFT activitiesPattern generationDiagnosisDFTTest development

Altran

Advanced Engineer

Dec 2016 – Feb 2018 · 1 yr 2 mos · India

ATPG and simulations at Block and top levels for complex SOC's
Bringing up DFT patterns on ATE closely working with test team.
Perform diagnosis to find route cause for ATE failures and regenerate patterns making necessary changes

ATPGSimulationsDFT patternsDFTTest development

Anora

Product Development Engineer

Apr 2015 – Dec 2016 · 1 yr 8 mos · Bangalore

Test Development for Automotive micro controller chips on 93k including Board bringup, Debug, Characterization, Test method development, code optimization for test time reduction, spike checks, GRR analysis and debug, yield analysis etc
Mentoring Junior Folks in test engineering activities and debug.
Program Audits to ensure quality across projects.
Developed scripts for data analysis of ATE logs using excel VBA.
Feasibility study of parts to be used on load boards.
Supported load board design activities for schematic and board file reviews.
Onsite support for projects at Malaysia.

Test developmentDebugCharacterizationDebug workflows

Tessolve semiconductor pvt ltd (tessolvedts inc)

Test Engineer

Apr 2013 – Apr 2015 · 2 yrs

Test Development, Debug and Production support on 93k and Teradyne Tiger testers.
Timing characterization across projects to make sure that all parameters are within spec.
Test Time reduction using code optimization
Repeatability and Reproducibility checks
Script development using perl and VBA to ease test development and reduce manual efforts for conversion projects.

Test developmentDebugProduction support