Cody J. Nunes

Software Engineer

Rochester, New York, United States12 yrs 4 mos experience
Highly Stable

Key Highlights

  • Experienced in hardware design verification and testing.
  • Strong background in physics and engineering principles.
  • Proven leadership and teamwork skills in technical environments.
Stackforce AI infers this person is a Hardware Design Verification Engineer with a strong foundation in engineering and physics.

Contact

LinkedIn

Skills

Other Skills

MathematicsElectronicsPhysicsChemistryLaborBiologyMicroscopyR&DLaboratoryStatisticsFoodMatlabExperimentationMechanicsCustomer Satisfaction

Experience

12 yrs 4 mos
Total Experience
3 yrs 9 mos
Average Tenure
10 mos
Current Experience

L3harris technologies

HDV Engineer

Aug 2025 – Present · 10 mos · Rochester, New York, United States

Synopsys inc

2 roles

Staff Application Engineer

Sep 2024 – Aug 2025 · 11 mos · Hillsboro, Oregon, United States

Test & Validation Engineering, Staff Engineer

May 2021 – Sep 2024 · 3 yrs 4 mos · Hillsboro, Oregon, United States

L3harris technologies

2 roles

RF Design Engineer

Promoted

Jul 2019 – May 2021 · 1 yr 10 mos · Rochester, New York Metropolitan Area

Test Engineer

Jan 2016 – Jul 2019 · 3 yrs 6 mos · Rochester, New York Metropolitan Area

Temp-press, inc.

Sales Engineer | Web Design

Jan 2014 – Dec 2015 · 1 yr 11 mos · Rochester, New York

Education

University of South Florida

Bachelor of Arts (B.A.) — Physics

Jan 2010 – Jan 2013

Virginia Tech

General Engineering

Jan 2009 – Jan 2010

Rochester Institute of Technology

Engineering

Jan 2006 – Jan 2009

Stackforce found 100+ more professionals with Mathematics & Electronics

Explore similar profiles based on matching skills and experience

Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
Venkiteswaran P N

Venkiteswaran P N

Associate

at PwC India

Hyderabad, India1 yr 9 mos exp
Data MigrationSAP HANA
Raneen Rehman

Raneen Rehman

DCE Associate

at Niche Partners

Kottakkal, India3 yrs 9 mos exp
E-CommerceStakeholder ManagementDigital MarketingProject ManagementEvent Management