ShivaKumar Ravula

Product Manager

Bengaluru, Karnataka, India1 yr 7 mos experience

Key Highlights

Expert in GPU acceleration and performance optimization.
Proficient in AArch64 and PPC64 software porting.
Strong background in EDA tools and systems programming.

Stackforce AI infers this person is a Performance Engineer specializing in EDA tools with a focus on GPU computing and cross-platform engineering.

Contact

Skills

Core Skills

Gpu AccelerationPerformance EngineeringAarch64 / Arm64 PortingPlatform ReliabilityTool EnhancementDebuggingTeaching

Other Skills

C++LinuxCUDAPerformance TuningObject oriented programmingVHDLAlgorithmsCore JavaRegression TestingpeforceGraphics Processing UnitPerforceEDA ToolsLogical ApproachNoSQL

About

I'm a Performance & Platform Engineer at Synopsys, where I work at the intersection of systems software, GPU computing, and cross-platform engineering on enterprise-grade EDA tools. My current focus areas: ▸ GPU Acceleration — Profiling CPU bottlenecks in Synopsys EDA tools and offloading compute-intensive workloads to GPU using CUDA, achieving measurable runtime improvements on large-scale designs. ▸ AArch64 / ARM64 Porting — Porting production Linux64 software to AArch64 and PPC64 platforms, resolving architecture-specific compiler, alignment, and SIMD issues. ▸ Performance Engineering — Runtime profiling, bottleneck analysis, and optimization of core EDA components including nSchemaDB generation. ▸ Platform Reliability — End-to-end ownership of build pipelines, regression infrastructure, and cross-compiler validation (GCC, Clang) across platforms. I graduated with a B.Tech in Computer Science from IIIT Srikakulam (2023) and have been building deep expertise in C/C++, systems programming, and low-level performance optimization since then.

Experience

1 yr 7 mos

Total Experience

1 yr 7 mos

Average Tenure

1 yr 7 mos

Current Experience

Synopsys inc

2 roles

R&D Engineer

Nov 2024 – Present · 1 yr 7 mos · Hybrid

GPU Acceleration:
Identified and profiled CPU bottlenecks in core EDA tool components; offloaded compute-intensive workloads to GPU (CUDA), delivering measurable runtime improvements on large-scale design verification workflows.
AArch64 Platform Porting:
Ported production Linux x86-64 software to AArch64 and PPC64 targets, resolving architecture-specific compiler, alignment, SIMD, and endianness issues across GCC and Clang toolchains.
Performance Optimization:
Profiled and optimized runtime performance of nSchemaDB generation pipeline, reducing processing overhead through algorithmic improvements and cache-aware data access patterns.
Build & Regression Infrastructure:
Maintained cross-platform build pipelines and regression suites; diagnosed and resolved daily build failures, test regressions, and runtime defects across multiple product branches.
Compiler Validation:
Ensured compiler compatibility across platforms (GCC, Clang) and validated correct executable generation for ARM64 and PPC64 targets in CI/CD workflows

C++LinuxCUDAGPU AccelerationPerformance Engineering

R&D Intern, Synopsys

Mar 2024 – Nov 2024 · 8 mos · Hybrid

Tool Enhancement (VC Static):
Extended the VC Static analysis tool to support VHDL shift operators, expanding language coverage and improving utility for hardware verification engineers.
GUI Defect Resolution:
Diagnosed and fixed rendering defects in the NativeGUI property panel — corrected display of isolation strategies for scalar objects and implemented navigational links to the UPF Browser, improving usability for design engineers.
Performance Debugging:
Contributed to runtime performance improvements and resolved build, regression, and runtime defects as part of day-to-day debugging on a large-scale C++ EDA codebase.

C++Object oriented programmingTool Enhancement