SAMEER SUMAN

CTO

Noida, Uttar Pradesh, India7 yrs 10 mos experience

Highly Stable

Key Highlights

Expertise in PCIe and CXL protocols.
Lead role in technical staff at Siemens EDA.
Strong background in digital electronics and VLSI.

Stackforce AI infers this person is a VLSI and Digital Electronics expert with strong capabilities in ASIC verification and protocol design.

Contact

Skills

Core Skills

Digital ElectronicsVery-large-scale Integration (vlsi)Universal Verification Methodology (uvm)

Other Skills

CommunicationAnalytic Problem SolvingHigh Performance Computing (HPC)Analytical SkillsDigital DesignsElectrical EngineeringKnowledge SharingPresentationsTechnical DocumentationLinuxverilogC++CxlDebuggingSystem verilog

Experience

7 yrs 10 mos

Total Experience

3 yrs 1 mo

Average Tenure

1 yr 7 mos

Current Experience

Siemens eda (siemens digital industries software)

Lead Member of Technical Staff

Nov 2024 – Present · 1 yr 7 mos · Noida, Uttar Pradesh, India · On-site

CommunicationAnalytic Problem SolvingHigh Performance Computing (HPC)Analytical SkillsDigital ElectronicsDigital Designs+22

Synopsys inc

R&D Staff Engineer

Sep 2021 – Nov 2024 · 3 yrs 2 mos · India

Digital ElectronicsAnalytical Skills

Perfectvips

ASIC Verification Engineer

Jul 2018 – Aug 2021 · 3 yrs 1 mo · India

AMBA AHBUniversal Verification Methodology (UVM)

Education

National Institute of Technology Rourkela

Master of Technology — VLSI Design & Embedded system

Jan 2016 – Jan 2018

Gaya College of Engineering

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Digital Electronics & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp

ManagementMachine LearningLeadershipCustomer EngagementPeople Management

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp

Analog Circuit DesignLow-power Design

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp

Standard Cell Layout DesignPhysical DesignLayout Design

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp

NAND Flash MemorySystem DesignProduct Development

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)