Nghia Huynh

Software Engineer

Ho Chi Minh City, Vietnam2 yrs 7 mos experience
Highly Stable

Key Highlights

  • 3 years of experience in Digital IC domain.
  • Expert in timing sign-off execution on advanced technology nodes.
  • Hands-on experience with TSMC N2 and Samsung SF2.
Stackforce AI infers this person is a Digital IC Engineer with expertise in timing analysis and advanced semiconductor technologies.

Contact

LinkedIn

Skills

Other Skills

Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Timing ClosureEDADebuggingSTA for Gate & Transistor levelScripting

About

3 Years of Experience in Digital IC Domain. Supporting timing sign-off execution to meet customer needs on advanced technology nodes. Driving timing convergence on complex designs across the full spectrum—from gate-level down to transistor-level STA. Hands-On engineering experience handling implementation complexities and timing closure on leading-edge nodes, including TSMC N2 and Samsung SF2.

Experience

2 yrs 7 mos
Total Experience
2 yrs 7 mos
Average Tenure
2 yrs 7 mos
Current Experience

Synopsys inc

3 roles

Senior Application Engineer

Promoted

May 2026 – Present · 1 mo · On-site

Application Engineer

Nov 2023 – May 2026 · 2 yrs 6 mos · On-site

Trainee

Jun 2023 – Aug 2023 · 2 mos · Ho Chi Minh City, Vietnam · On-site

  • Synopsys ITP 2023

Education

University of Information Technology

Engineer's degree — Computer Engineering

Oct 2020 – Jun 2024

Stackforce found 100+ more professionals with Application-Specific Integrated Circuits (ASIC) & Very-Large-Scale Integration (VLSI)

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)