Sandes Soni

Software Engineer

Ernakulam, Kerala, India3 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in layout design for advanced semiconductor technologies.
  • Proven problem solver with strong communication skills.
  • Experience in developing standard cells for leading technology nodes.
Stackforce AI infers this person is a Semiconductor Layout Engineer with expertise in advanced technology nodes.

Contact

LinkedIn

Skills

Core Skills

Layout DesignDesign Rule Checking (drc)

Other Skills

Layout Versus Schematic (LVS)Problem SolvingResearchCommunicationCritical ThinkingEnglishHindi

About

Layout Engineer (Digital) at Texas Instruments | ex-Synopsoid | Graduated from Model Engineering College with BTech in Electronics and Communication.

Experience

3 yrs 11 mos
Total Experience
1 yr 11 mos
Average Tenure
3 yrs
Current Experience

Texas instruments

Layout Engineer

Jun 2023 – Present · 3 yrs · Bengaluru, Karnataka, India · On-site

  • Layout Engineer (Digital) at Texas Instruments
Layout DesignDesign Rule Checking (DRC)Layout Versus Schematic (LVS)Problem SolvingResearchCommunication

Synopsys inc

A & MS Layout Design Engineer

Jul 2022 – Jun 2023 · 11 mos · Hyderabad, Telangana, India

  • Worked as a layout engineer in Standard cells. Developed cells for libraries in 6 nm and 3 nm FINFET technologies of TSMC nodes and 5 nm Intel RibbonFET.
Layout DesignDesign Rule Checking (DRC)

Silizium circuits

Research Assistant

May 2021 – Jun 2022 · 1 yr 1 mo · Ernakulam, Kerala, India

Education

Model Engineering College

Bachelor of Technology - BTech

Jan 2018 – Jan 2022

Kendriya Vidyalaya

Schooling — Computer Science (+1 & +2)

May 2018 – Present

Stackforce found 100+ more professionals with Layout Design & Design Rule Checking (drc)

Explore similar profiles based on matching skills and experience

Sandeep Kumar

Sandeep Kumar

Printed Circuit Board Designer

at Euler Motors

Kottayam, India4 yrs 1 mo exp
Battery Management SystemsPower Electronics Design
Prasath Vg

Prasath Vg

Senior Layout Engineer

at Qualcomm

Bengaluru, India9 yrs exp
Layout DesignVery-Large-Scale Integration (VLSI)
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Mohanish Kumar Ravula

Mohanish Kumar Ravula

Software Engineer

at Gnapi

Bengaluru, India4 yrs 7 mos exp
Full-Stack DevelopmentOperations Management
Praveen Sutagatti

Praveen Sutagatti

Lead Layout Engineer

at Texas Instruments India

Bangalore Urban, India8 yrs 11 mos exp
Analog CircuitsAnalog Semiconductors
Yaseen Nadhaf

Yaseen Nadhaf

Equipment Engineer

at Tata Electronics

Bengaluru, India2 yrs 7 mos exp
TroubleshootingElectronics ManufacturingProcess Engineering
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits
shivraj kumar n

shivraj kumar n

AMS layout design engineer ( consultant)

at Synopsys Inc

Bengaluru, India6 yrs 5 mos exp