Prasath Vg

Software Engineer

Bengaluru, Karnataka, India9 yrs experience
Highly Stable

Key Highlights

  • Expert in SRAM Compiler and VLSI design.
  • Proven experience in semiconductor fabrication.
  • Strong background in layout design and verification.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and layout methodologies.

Contact

LinkedIn

Skills

Core Skills

Layout DesignVery-large-scale Integration (vlsi)

Other Skills

SRAM CompilerLayout Versus Schematic (LVS)Design Rule Checking (DRC)Cadence Virtuoso Layout EditorCadencememory layoutFinfetSemiconductor FabricationAntennasIntegrated Circuits (IC)MOSFETSemiconductor IndustryTransistorssram layoutSemiconductor Device

Experience

9 yrs
Total Experience
3 yrs 7 mos
Average Tenure
1 yr 10 mos
Current Experience

Qualcomm

Senior Layout Engineer

Aug 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India · On-site

SRAM CompilerLayout Versus Schematic (LVS)Design Rule Checking (DRC)Cadence Virtuoso Layout EditorCadenceLayout Design+1

Broadcom

Design Engineer

Jun 2022 – Aug 2024 · 2 yrs 2 mos · Bengaluru, Karnataka, India · On-site

  • Worked on SP111HD compiler memory (3nm TSMC)

Sevitech systems pvt. ltd.

Technical Lead

May 2022 – Aug 2024 · 2 yrs 3 mos · Bengaluru, Karnataka, India

Qualcomm

Memory Layout Engineer

Sep 2019 – May 2022 · 2 yrs 8 mos · Bangalore Urban, Karnataka, India

Rakiya information technology solution

Memory Layout Engineer

Jun 2017 – May 2022 · 4 yrs 11 mos · Bangalore

Education

Sathyabama University

Bachelor of Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Layout Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Sattaru Keerthan Reddy

Sattaru Keerthan Reddy

Deputy Engineer

at Bharat Electronics Limited

Bengaluru, India1 yr 10 mos exp
VHDLRTL Coding
Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
NP

Narendra Prasad

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp
Logic DesignASICSemiconductor Engineering
Vinay S

Vinay S

Digital Engineer

at Sonata Software

Bengaluru, India1 yr 5 mos exp
Sandeep Kumar

Sandeep Kumar

Printed Circuit Board Designer

at Euler Motors

Kottayam, India4 yrs 1 mo exp
Battery Management SystemsPower Electronics Design
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Pratik Jha

Pratik Jha

Tech Lead (ReactJS)

at Appinventiv

Mumbai, India4 yrs 9 mos exp
React.jsNode.js
Mohanish Kumar Ravula

Mohanish Kumar Ravula

Software Engineer

at Gnapi

Bengaluru, India4 yrs 7 mos exp
Full-Stack DevelopmentOperations Management