Vineet Sharma

Software Engineer

South Delhi, Delhi, India2 yrs 7 mos experience
Highly Stable

Key Highlights

  • Passionate about innovation and automation.
  • Experienced in VLSI and EDA solutions.
  • Strong foundation in digital electronics and verification.
Stackforce AI infers this person is a VLSI Engineer with expertise in EDA solutions and digital design.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisDigital Electronics

Other Skills

SystemrdlSTACDCVerilogSystem VerilogC++UvmLinuxFinite State MachinesDigital DesignsRTL DesignFunctional VerificationRandomizationLeadershipCommunication

About

Research & Development Engineer I at Agnisys Inc. | Building next-generation EDA solutions for SoC design and verification | Passionate about innovation, automation, and continuous learning

Experience

2 yrs 7 mos
Total Experience
2 yrs 7 mos
Average Tenure
2 yrs 7 mos
Current Experience

Agnisys, inc.

3 roles

Research And Development Engineer I

Sep 2025 – Present · 9 mos · Noida, Uttar Pradesh, India · On-site

Associate Research & Development Engineer

Sep 2024 – Aug 2025 · 11 mos · Noida, Uttar Pradesh, India · On-site

Research & Development Engineer Trainee

Sep 2023 – Aug 2024 · 11 mos · Noida, Uttar Pradesh, India · On-site

SystemrdlStatic Timing Analysis

3st technologies

Trainee

Jun 2022 – Aug 2023 · 1 yr 2 mos · New Delhi, Delhi, India · On-site

  • As a design & verification trainee in 3st technologies I have learned Digital Electronics, STA, CDC, Verilog, System Verilog & C++.
Digital ElectronicsSTACDCVerilogSystem VerilogC++

Education

NGF College of Engineering & Technology

Bachelor of Technology - BTech

Sep 2019 – Jun 2023

KKC Quetta D.A.V Senior Secondary School

Senior Secondary — Student

Apr 2016 – Mar 2018

Panchsheel Public School - India

High School — Student

Apr 2014 – Mar 2016

Stackforce found 100+ more professionals with Static Timing Analysis & Digital Electronics

Explore similar profiles based on matching skills and experience

Farha R.

Farha R.

DFAE FPGA

at Macnica Cytech Pte Ltd

Singapore, Singapore3 yrs 9 mos exp
FPGA DevelopmentRTL Design
Bhagyasri Ghosh

Bhagyasri Ghosh

Content Editor, Market Research

at QKS Group

Pune, India10 yrs 5 mos exp
Content DevelopmentAI-Driven Content
Sattaru Keerthan Reddy

Sattaru Keerthan Reddy

Deputy Engineer

at Bharat Electronics Limited

Bengaluru, India1 yr 10 mos exp
VHDLRTL Coding
Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
Sandeep Kumar

Sandeep Kumar

Printed Circuit Board Designer

at Euler Motors

Kottayam, India4 yrs 1 mo exp
Battery Management SystemsPower Electronics Design
Madhava Rao Patta

Madhava Rao Patta

Senior Technical Lead

at ZF Group

Hyderabad, India10 yrs 5 mos exp
CybersecurityEmbedded SystemsBootloader
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Ankit Kushwaha

Ankit Kushwaha

WLAN Engineer

at Qualcomm

Mirzapur, India3 yrs 11 mos exp
WLANWireless TechnologiesSoftware QualityWireless Communications Systems