Mallikarjuna Bharamagoudar

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Passionate VLSI Enthusiast with 4 years of experience.
  • Specializes in ATPG, MBIST, and debug methodologies.
  • Hands-on exposure to industry-oriented EDA tools.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor testing methodologies.

Contact

LinkedIn

Skills

Other Skills

Scan InsertionAutomatic Test Pattern Generation (ATPG)Analog Circuit DesignApplication-Specific Integrated Circuits (ASIC)VerilogC (Programming Language)Python (Programming Language)DFT

About

Passionate VLSI Enthusiast and detail-oriented DFT(Design for Test) Engineer with around 4 years of experience in the semiconductor industry. I specialize in ATPG ,MBIST ,debug and hands on exposure to industry oriented EDA tools and methodologies.

Experience

3 yrs 11 mos
Total Experience
2 yrs
Average Tenure
3 yrs 11 mos
Current Experience

Astera labs

Senior DFT Engineer

Jun 2026 – Present · 0 mo

Eteros technologies

DFT Engineer

Jul 2022 – Present · 3 yrs 11 mos · Bengaluru, Karnataka, India

Kpit

Intern

Jan 2019 – Jun 2019 · 5 mos · Bengaluru, Karnataka, India

Education

B. M. S. College of Engineering

Master's degree — VLSI Design and Embedded systems

Jan 2020 – Jan 2022

KLE Technological University - Hubballi (India)

Bachelor of Engineering - BE — Electronics and Communications

Jan 2015 – Jan 2019

Jawahar Navodaya Vidyalaya - JNV

High School

Jan 2008 – Jan 2015

Stackforce found 100+ more professionals with Scan Insertion & Automatic Test Pattern Generation (ATPG)

Explore similar profiles based on matching skills and experience

AK

Ankit Kumar

Hardware Design Engineer

at Bosch Global Software Technologies

Bengaluru, India5 yrs 9 mos exp
Hardware DesignElectronic Product DesignHardware Development
Paras Jain

Paras Jain

Senior Engineer

at Qualcomm

Bengaluru, India4 yrs 7 mos exp
Circuit Design
Nikhil Krishna K

Nikhil Krishna K

Senior Software Engineer

at Qualcomm

Ireland5 yrs 7 mos exp
Open Source (edk2/TianoCore)UEFIFirmwareAlgorithm DevelopmentDevice Drivers
Ankit Raj

Ankit Raj

GPU Logic Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 1 mo exp
Vivek Yadav

Vivek Yadav

Physical Design Engineer

at Pragmatic Silicon

Bengaluru, India3 yrs 9 mos exp
Physical DesignPhysical Verification
keshav D.

keshav D.

Vertical head

at Scaledge Technology

Bengaluru, India19 yrs 2 mos exp
Analog Circuit DesignHigh Performance IO DesignHigh Speed Interface Design
Srishty Soni

Srishty Soni

Senior Engineer

at Mahindra Group

Chennai, India2 yrs 4 mos exp
Analog electronicsElectrical Engineering
Gaurav Jain

Gaurav Jain

Senior Physical Design Engineer

at NextSilicon

Bengaluru, India15 yrs 2 mos exp
Power IntegritySOC SignoffVLSIPhysical VerificationStatic Timing Analysis