D

Dhanshree Kshirsagar

Software Engineer

Bengaluru, Karnataka, India4 yrs 9 mos experience

Key Highlights

  • Expert in System Verilog and UVM methodologies.
  • Strong background in digital design and validation.
  • Proven leadership in project management and strategic planning.
Stackforce AI infers this person is a skilled engineer in semiconductor design and verification, specializing in digital systems.

Contact

LinkedIn

Skills

Core Skills

System VerilogUniversal Verification Methodology (uvm)System On A Chip (soc)

Other Skills

Digital DesignsPerl ScriptingPre-silicon ValidationLogic DesignLinuxStrategic PlanningSilicon ValidationProject ManagementProblem SolvingCustomer ServiceManagementLeadershipTrainingPresentationsDigital Marketing

Experience

4 yrs 9 mos
Total Experience
2 yrs 2 mos
Average Tenure
4 mos
Current Experience

Cadence

Sr. Application Engineer

Feb 2026 – Present · 4 mos · Bengaluru, Karnataka, India

System VerilogDigital DesignsPerl ScriptingPre-silicon ValidationUniversal Verification Methodology (UVM)Logic Design+16

Synopsys inc

Technical Product Engineer

Jul 2023 – Feb 2026 · 2 yrs 7 mos · Bengaluru, Karnataka, India · On-site

System Verilog

Tech mahindra cerium pvt ltd

Design Verification Engineer

Aug 2021 – Jun 2023 · 1 yr 10 mos · Bengaluru, Karnataka, India

Universal Verification Methodology (UVM)System on a Chip (SoC)

Education

Government College of Engineering Nagpur

Bachelor of Engineering - BE — Electronics and Telecommunication Engineering

Jan 2018 – Jan 2021

Government Polytechnic Nagpur

Diploma — Electronics and Telecommunication Engineering

Jan 2015 – Jan 2018

Somalwar Academy Education Society

SSC

Jan 2014 – Jan 2015

Stackforce found 100+ more professionals with System Verilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Soma Sekhar Bolla

Soma Sekhar Bolla

Lead Analog Validation Engineer

at NXP Semiconductors

Noida, India5 yrs 9 mos exp
ValidationSignal IntegritySystems Design
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Arunteja Reddy Gopireddy

Arunteja Reddy Gopireddy

Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp
Computer Vision SystemsLinux Kernel & Userspace Development
Prankur S.

Prankur S.

Workshop

at Keysight Technologies

Greater Delhi, India0 mo exp
Very-Large-Scale Integration (VLSI)
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Amal Vincent

Amal Vincent

Senior Verification Engineer

at NVIDIA

Kannur, India5 yrs 11 mos exp