HARISH RAO L

Software Engineer

Hyderabad, Telangana, India2 yrs 10 mos experience

Key Highlights

  • Proficient in complete PD flow from RTL to GDSII.
  • Strong expertise in Static Timing Analysis and Physical Verification.
  • Hands-on experience with leading EDA tools like Cadence and Synopsys.
Stackforce AI infers this person is a Physical Design Engineer specializing in VLSI and ASIC development.

Contact

LinkedIn

Skills

Core Skills

Physical Design EngineerDigital Hardware DesignSynthesis Design

Other Skills

Synopsys toolsSynthesis design engineerPower Electronics DesignPNRSTACadencePhysical SynthesisComputer ScienceLECWorking ExperienceLogic DesignImplementation MethodologyApplication-Specific Integrated Circuits (ASIC)CommunicationP&R

About

Proficient in PD Flow from Synthesis to GDSII. Hands on experience on entire PD flow from RTL to GDSII (Synthesis, Floor planning, Power grid analysis, Placement, CTS, Routing & timing closure of the block) Strong knowledge of Static Timing Analysis (STA) & Physical verification (Pv)

Experience

2 yrs 10 mos
Total Experience
8 mos
Average Tenure
--
Current Experience

Intel

Physical Design Engineer (On contract)

Apr 2024 – Sep 2024 · 5 mos · Bengaluru, Karnataka, India · On-site

Digital Hardware DesignSynopsys toolsPhysical Design Engineer

Mediatek

Physical Design Engineer (On Contract)

Nov 2022 – Dec 2023 · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

Synthesis design engineerPhysical Design EngineerSynthesis Design

Incise infotech private limited

Physical Design Engineer

Nov 2021 – Nov 2022 · 1 yr · Bengaluru, Karnataka, India

Physical Design EngineerSynthesis Design

Moschip institute of silicon systems (m-iss)

Physical Design Engineer

Feb 2021 – Jul 2021 · 5 mos · Hyderabad, Telangana, India

Education

MLR Institute of Technology

Master's degree — Electrical and Electronics Engineering

May 2019 – Dec 2022

Jawaharlal Nehru Technological University

Bachelor's degree

Jan 2012 – Jan 2016

Narayana Junior College, Ghatkesar, Hyderabad

10+2(Intermediate) — MPC

Jan 2010 – Jan 2012

Geetanjali high school, kupriyal, kamareddy

10TH(SSC)

Jul 2009 – Jun 2010

Stackforce found 100+ more professionals with Physical Design Engineer & Digital Hardware Design

Explore similar profiles based on matching skills and experience

Sathish Pochampalli

Sathish Pochampalli

Design Implementation Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp
SynthesisStatic Timing AnalysisPhysical DesignEmbedded Systems
HARISH RAO L

HARISH RAO L

Physical Design Engineer (On contract)

at Intel

Hyderabad, India2 yrs 10 mos exp
Physical Design EngineerDigital Hardware DesignSynthesis Design
Praveen Narendranath

Praveen Narendranath

Principal Engineer/Manager

at Qualcomm

Bengaluru, India17 yrs 2 mos exp
Circuit DesignPhysical Design
Uma B S

Uma B S

Principal Engineer

at GLOBALFOUNDRIES

Bengaluru, India8 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Jinu M G.

Jinu M G.

Sr staff engineer

at Synopsys Inc

Bengaluru, India8 yrs 1 mo exp
EDARedhawk
Harpreet Singh Budwal

Harpreet Singh Budwal

Engineering Manager

at Synopsys Inc

Bengaluru, India12 yrs 10 mos exp
Physical DesignTechnical LeadershipP&R ToolResearch and DevelopmentRTL-To-GDSII
Pritam Paul

Pritam Paul

Senior Staff Power Design Engineer

at Marvell Technology

Bengaluru, India9 yrs 4 mos exp
Low Power DesignSoC DesignPower EstimationPower SignoffRTL Power Estimation
Suresh Kumar

Suresh Kumar

Lead Engineer

at Intel Corporation

Bengaluru, India3 yrs 5 mos exp
Integrated Circuits (IC)Verification and Validation (V&V)Analog ValidationPower ManagementPCIe Validation