Harshit Raghav

Software Engineer

Noida, Uttar Pradesh, India3 yrs 7 mos experience

Key Highlights

Experienced in VLSI and Digital Circuit Design.
Proficient in multiple EDA tools including Xilinx ISE and LTSpice.
Strong foundation in Electronics and Communication Engineering.

Stackforce AI infers this person is a VLSI design engineer with expertise in digital electronics and circuit design.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)Digital Circuit Design

Other Skills

STADigital ElectronicsXilinx ISEIC LayoutLTSpiceMATLABMicrosoft PowerPointMicrosoft ExcelMicrosoft WordOrCAD PSpice

Experience

3 yrs 7 mos

Total Experience

2 yrs

Average Tenure

1 yr 7 mos

Current Experience

7rays semiconductors

2 roles

Senior Physical Design Engineer

Promoted

Apr 2026 – Present · 2 mos · Noida · On-site

STADigital Circuit DesignDigital ElectronicsXilinx ISEVery-Large-Scale Integration (VLSI)IC Layout+2

Physical Design Engineer

Oct 2024 – Mar 2026 · 1 yr 5 mos · Noida · On-site

Keensemi

Physical Design Engineer

Sep 2022 – Sep 2024 · 2 yrs · Noida, Uttar Pradesh, India · On-site

Pine training academy of vlsi & embedded

Internship Trainee

Feb 2022 – Aug 2022 · 6 mos · Noida, Uttar Pradesh, India · On-site

Education

Dr. A.P.J. Abdul Kalam Technical University

BTech - Bachelor of Technology — Electronics and communication engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Digital Circuit Design

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp

Analog Integrated Circuit DesignSignal Integrity

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp

Analog Circuit Design

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

BAJAMMA SHAIK

Physical Design Engineer

at HCLTech

Guntur, India1 yr 1 mo exp

Physical DesignVLSI

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp

Field-Programmable Gate Arrays (FPGA)

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp

ASIC DesignVLSI DesignDesign verification