Hải Lê Ngọc

Software Engineer

Hanoi, Vietnam1 yr 8 mos experience

Key Highlights

  • Proficient in RTL design and synthesis methodologies.
  • Experienced in low power design techniques.
  • Strong background in ASIC digital design verification.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL design and verification.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignSynthesis

Other Skills

CDCLow power designregister blockRT methodologySynthesis using Design CompilerSystemVerilogVerilogC++TCLUnix

Experience

1 yr 8 mos
Total Experience
1 yr 8 mos
Average Tenure
1 yr 8 mos
Current Experience

Synopsys inc

2 roles

ASIC Digital Design Verification

Oct 2024 – Present · 1 yr 8 mos

ASIC Digital Design Verification

Jul 2024 – Oct 2024 · 3 mos

Coasia semi vietnam co., ltd

RTL Design

Jan 2024 – Jun 2024 · 5 mos · Hanoi, Hanoi, Vietnam

  • Advanced RTL design: CDC, Low power design, register block, RT methodology
  • Synthesis using Design Compiler
RTL designCDCLow power designregister blockRT methodologySynthesis using Design Compiler+1

Education

Hanoi University of Science and Technology

Electrical — Electronics and Communications Engineering

Oct 2020 – Oct 2024

Stackforce found 100+ more professionals with Rtl Design & Synthesis

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp
Product ManagementEngineering Management
ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Ankur Kumar

Ankur Kumar

Senior Flight Software Enginner

at Pixxel

Bengaluru, India5 yrs 6 mos exp
Embedded LinuxFPGA DesignRTL DesignVerification and ValidationSubject Matter Expertise
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation