Lalithesh Bandaru

Software Engineer

Bengaluru, Karnataka, India6 yrs experience

Key Highlights

  • Expertise in VLSI Physical Design and 5nm technology.
  • Proficient in solving complex timing and design violations.
  • Strong programming skills in Python and TCL.
Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in semiconductor technology.

Contact

Skills

Core Skills

Physical DesignStatic Timing AnalysisDigital Electronics

Other Skills

TCLUnixPythonC language5nm tech projectONO flow BlocksUPFDFPMV flowPlacementCTSRoutetimingDRVsDRCs

About

I'm currently working as a VLSI Physical Design Engineer. I worked on a 5nm tech project. dealt with ONO flow Blocks, have good understanding on UPF, DFP & MV flow of designs in Physical Design. Also worked on issues with Placement, CTS & Route stages. In continuous coordination with the FCT team solved all internal timing, DRVs, DRCs,LVS & other violations and successfully taped out both the tiles. Skills include: UNIX,TCL, Python, C language, Digital Electronics, PNR flow, STA, PV. Tools : Synopsys ICC2, Prime time,Cadence Virtuoso, Voltus. My hobbies are following the stock market, playing Chess, and learning new technologies.

Experience

6 yrs
Total Experience
2 yrs 2 mos
Average Tenure
1 yr 7 mos
Current Experience

Texas instruments

Physical Design Engineer

Nov 2024Present · 1 yr 7 mos · Bengaluru, Karnataka, India

Physical DesignStatic Timing AnalysisDigital ElectronicsTCLUnixPython+1

Soctronics

2 roles

Engineer 1

Aug 2023Nov 2024 · 1 yr 3 mos

Physical Design Engineer

Aug 2022Aug 2023 · 1 yr

  • worked on a 5nm tech project. dealt with ONO flow Blocks, have good understanding on UPF, DFP & MV flow of designs in Physical Design. Also worked on issues with Placement, CTS & Route stages.
  • In continuous coordination with the FCT team solved all internal timing, DRVs, DRCs, LVS & other violations and successfully taped out both the tiles.
5nm tech projectONO flow BlocksUPFDFPMV flowPlacement+8

Amd

Physical Design Engineer (contractor)

Jul 2022Nov 2024 · 2 yrs 4 mos · Guntur, Andhra Pradesh, India

Veda iit

VLSI Physical Design Engineer Trainee

Feb 2022Aug 2022 · 6 mos · Guntur, Andhra Pradesh, India

Indian society for technical education (svec)

2 roles

Secretary

May 2021Jun 2022 · 1 yr 1 mo · Tirupati, Andhra Pradesh, India

Student Coordinator

May 2020May 2021 · 1 yr · Tirupati, Andhra Pradesh, India

Education

Sree Vidyanikethan Engineering College, Tirupathi,

BTech - Bachelor of Technology — Electronics and Communications Engineering

Aug 2018Jun 2022

Narayana Junior College - India

Intermediate — MPC

Jan 2016Jan 2018

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience