Nandini Mudgil

Director of Engineering

Noida, Uttar Pradesh, India24 yrs 2 mos experience
Highly Stable

Key Highlights

  • Director of Silicon Design Engineering at AMD.
  • Extensive experience in VLSI and semiconductor design.
  • Passionate advocate for India's semiconductor industry.
Stackforce AI infers this person is a VLSI and semiconductor design expert with leadership experience.

Contact

LinkedIn

Skills

Other Skills

RTL designVerilogASICSoCVLSISemiconductorsFunctional VerificationIntegrated Circuit DesignSystemVerilogICEDALow-power DesignStatic Timing AnalysisEmbedded SystemsDebugging

Experience

24 yrs 2 mos
Total Experience
7 yrs
Average Tenure
3 yrs
Current Experience

Amd

Director Silicon Design Engineering

Jun 2023 – Present · 3 yrs

Nxp semiconductors

Design Manager

Sep 2016 – Jun 2023 · 6 yrs 9 mos · Noida Area, India

Freescale

Design Manager

Apr 2005 – Sep 2016 · 11 yrs 5 mos · Noida Area, India

Neomagic semiconductor india pvt ltd

Senior Design Engineer

Jan 2002 – Jan 2005 · 3 yrs

Education

Birla Institute of Technology and Science, Pilani

BE(Hons) — EEE

Indian Institute of Management, Lucknow

PGDBM

Jan 2007 – Jan 2010

Motilal Nehru National Institute Of Technology

M E

Jan 1993 – Present

Stackforce found 100+ more professionals with RTL design & Verilog

Explore similar profiles based on matching skills and experience

Rakshitha A

Rakshitha A

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp
Harsh Dewangan

Harsh Dewangan

Software Engineer

at PharmEasy

Bengaluru, India3 yrs 3 mos exp
Spring BootJavaReact NativeJavaScriptLeadership
Saijal Bansal

Saijal Bansal

Senior Analyst

at Accordion

Rajasthan, India1 yr 11 mos exp
Python (Programming Language)ResearchC++
HARISH RAO L

HARISH RAO L

Physical Design Engineer (On contract)

at Intel

Hyderabad, India2 yrs 10 mos exp
Physical Design EngineerDigital Hardware DesignSynthesis Design
Suman Sekhar Jana

Suman Sekhar Jana

Senior Low Power Verification Engineer

at NVIDIA

Kolkata, India6 yrs 11 mos exp
DDRPHY VerificationSystem Verilog
Kalyan Prusty

Kalyan Prusty

Senior ASIC Engineer

at NVIDIA

Bengaluru, India5 yrs 11 mos exp
SystemVerilogVHDLRecruitingManagementPython
Anandu Narayanan

Anandu Narayanan

Senior Verification Engineer

at NVIDIA

Tiruvalla, India6 yrs 10 mos exp
Universal Verification Methodology (UVM)
Sahil Goyal

Sahil Goyal

Senior ASIC Engineer

at NVIDIA

Faridabad, India6 yrs 1 mo exp
Static Timing AnalysisPython (Programming Language)