N

Navaneetha Krishnan D

Software Engineer

Salem, Tamil Nadu, India2 yrs experience
Highly Stable

Key Highlights

  • Expert in DFT for high-performance circuits
  • Proficient in VLSI design methodologies
  • Strong foundation in digital electronics
Stackforce AI infers this person is a DFT Engineer specializing in VLSI and digital electronics.

Contact

krishnavanee99@gmail.comLinkedIn

Skills

Core Skills

DftVery-large-scale Integration (vlsi)

Other Skills

Scan InsertionEDT insertionDigital ElectronicsCMOS fundamentalsAutomatic Test Pattern Generation (ATPG)Coverage AnalysisTCL languages

About

Driving Excellence in Testability for High-Performance Integrated Circuits through Innovative Solutions

Experience

2 yrs
Total Experience
2 yrs
Average Tenure
2 yrs
Current Experience

Sykatiya technologies pvt ltd

DFT Engineer

Jun 2024 – Present · 2 yrs · Bengaluru, Karnataka, India · On-site

Scan InsertionEDT insertionDFTVery-Large-Scale Integration (VLSI)

Vlsiguru training institute

DFT Engineer

Jun 2023 – Jan 2024 · 7 mos · Bengaluru, Karnataka, India · On-site

Scan InsertionEDT insertionDFTVery-Large-Scale Integration (VLSI)

Education

DHIRAJLAL GANDHI COLLEGE OF TECHNOLOGY, SALEM

Bachelor of Engineering - BE

Jun 2019 – Jun 2023

Velammal Schools Karur

High School Equivalence Certificate Program

Jun 2018 – Apr 2019

Stackforce found 100+ more professionals with Dft & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
DP

Devesh Prajapat

Analog Circuit Design Engineer II

at Cadence

Bikaner, India3 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit DesignDigital Circuit Design
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
BAJAMMA SHAIK

BAJAMMA SHAIK

Physical Design Engineer

at HCLTech

Guntur, India1 yr 1 mo exp
Physical DesignVLSI
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification