N

Nithin Eiswar

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in Memory Characterization at Google.
  • Strong background in VLSI and Memory Compiler Design.
  • Graduated from NIT Trichy with a degree in Electronics.
Stackforce AI infers this person is a VLSI Engineer with expertise in memory design and characterization.

Contact

LinkedIn

Skills

Other Skills

CharacterizationMemory Compiler DesignVery-Large-Scale Integration (VLSI)C (Programming Language)Data Analytics

Experience

3 yrs 11 mos
Total Experience
3 yrs 2 mos
Average Tenure
9 mos
Current Experience

Google

Memory Characterization Engineer

Sep 2025 – Present · 9 mos · Bengaluru, Karnataka, India · Hybrid

Synopsys inc

2 roles

Senior Memory Circuit Design Engineer

Promoted

Feb 2025 – Aug 2025 · 6 mos · Hyderabad, Telangana, India

Memory Circuit Design Engineer

Jun 2022 – Feb 2025 · 2 yrs 8 mos · Hyderabad, Telangana, India

Education

National Institute of Technology, Tiruchirappalli

Bachelor's degree — Electronics and Communications Engineering

Jan 2018 – Jan 2022

Stackforce found 100+ more professionals with Characterization & Memory Compiler Design

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
Dr.LEKSHMI M S

Dr.LEKSHMI M S

Head of Department

at Rajagiri School of Engineering & Technology

Ernakulam, India14 yrs 1 mo exp
Research and Development (R&D)Materials ScienceEngineering EducationSoftware Development
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
BAJAMMA SHAIK

BAJAMMA SHAIK

Physical Design Engineer

at HCLTech

Guntur, India1 yr 1 mo exp
Physical DesignVLSI
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation