Pedro Figueiredo

Director of Engineering

Portugal27 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Director with extensive R&D experience.
  • Expertise in mixed signal and analog circuit design.
  • Proven leadership in semiconductor and microelectronics projects.
Stackforce AI infers this person is a leader in semiconductor R&D with a focus on analog and mixed signal technologies.

Contact

LinkedIn

Skills

Other Skills

Mixed SignalCMOSSoCAnalogSemiconductorsMicroelectronicsAnalog Circuit DesignEDAICElectronicsIntegrated Circuit Design

Experience

27 yrs 4 mos
Total Experience
7 yrs
Average Tenure
17 yrs
Current Experience

Synopsys inc

6 roles

Senior Director, R&D Engineering

Promoted

Feb 2024 – Present · 2 yrs 4 mos

Director, R&D

Promoted

Apr 2022 – Feb 2024 · 1 yr 10 mos

Principal Engineer

Nov 2019 – Apr 2022 · 2 yrs 5 mos

Senior Staff

Promoted

Jun 2016 – Nov 2019 · 3 yrs 5 mos

Staff Engineer

Jul 2011 – May 2016 · 4 yrs 10 mos

Manager of the Nyquist ADC Group

May 2009 – Oct 2011 · 2 yrs 5 mos

Mips technologies

Group Leader ADCs

Sep 2007 – May 2009 · 1 yr 8 mos

Chipidea microelectrónica

3 roles

Group Leader ADCs

Sep 2006 – Aug 2007 · 11 mos

Platform Manager

Promoted

Jan 2002 – Jan 2006 · 4 yrs

Analog Designer

Jan 1999 – Jan 2001 · 2 yrs

Inesc-id

Junior Researcher

Apr 1997 – Nov 1999 · 2 yrs 7 mos

  • Theoretical characterization and design of low noise digital cells.
  • Design of an 8-bit 200 MHz BiCMOS folding and interpolation converter.

Education

Instituto Superior Técnico

PhD. — Electrical and Computer Engineering

Jan 2006 – Jan 2006

Instituto Superior Técnico

Licenciado — Electrical and Computer Engineering

Jan 1994 – Jan 1999

Stackforce found 100+ more professionals with Mixed Signal & CMOS

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp
Product ManagementEngineering Management
Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
BAJAMMA SHAIK

BAJAMMA SHAIK

Physical Design Engineer

at HCLTech

Guntur, India1 yr 1 mo exp
Physical DesignVLSI
Soma Sekhar Bolla

Soma Sekhar Bolla

Lead Analog Validation Engineer

at NXP Semiconductors

Noida, India5 yrs 9 mos exp
ValidationSignal IntegritySystems Design
Venkata Durga Prabhas Allacheruvu

Venkata Durga Prabhas Allacheruvu

ASIC Design Verification Engineer SpanIdea Systems @ Broadcom

at SpanIdea Systems

Guntur, India1 yr 11 mos exp
ASIC / SoC VerificationUVMVerification and Validation (V&V)