P

Praveen Kumar Magham

Software Engineer

Bengaluru, Karnataka, India3 yrs 1 mo experience
Highly Stable

Key Highlights

  • Specialized in VLSI Design and DFT methodologies.
  • Hands-on experience with advanced testing techniques.
  • Currently enhancing skills at a leading training institute.
Stackforce AI infers this person is a VLSI Design and DFT specialist in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

DftVlsi Design

Other Skills

SCANATPGSIMULATIONMBISTBOUNDARY SCANCMOSLinux

About

digital

Experience

3 yrs 1 mo
Total Experience
3 yrs 1 mo
Average Tenure
3 yrs 1 mo
Current Experience

Vlsiguru training institute

DFT Engineer

May 2023 – Present · 3 yrs 1 mo · Bengaluru, Karnataka, India

SCANATPGSIMULATIONMBISTBOUNDARY SCANDFT+1

Education

Sri Mittapalli College of Engineering, NH-5, Tummalapalem,PIN-522 233 (CC-U9)

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2020 – Present

Stackforce found 100+ more professionals with Dft & Vlsi Design

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp
Product ManagementEngineering Management
Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
DP

Devesh Prajapat

Analog Circuit Design Engineer II

at Cadence

Bikaner, India3 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit DesignDigital Circuit Design
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation