Rajat Saxena — Software Engineer
Stackforce AI infers this person is a Digital Design Engineer with expertise in ASIC and verification methodologies.
Location: Delhi, India
Experience: 7 yrs 11 mos
Skills
- Functional Verification
- Application-specific Integrated Circuits (asic)
- Verilog
- System Verilog
Career Highlights
- Senior Lead Engineer with extensive SoC DV experience.
- Proficient in ASIC design and functional verification.
- Hands-on experience with multiple digital design projects.
Work Experience
Qualcomm
Senior Lead Engineer (10 mos)
NXP Semiconductors
Lead Design Engineer (3 yrs 6 mos)
Synopsys Inc
Applications Engineer II (1 yr 4 mos)
Applications Engineer I (1 yr 11 mos)
3ST Technologies
Engineer trainee (6 mos)
Education
Bachelor of Technology at Ambedkar Institute of Advanced Communication Technologies and Research
senior secondary at rajkiya pratibha vikas vidyalaya lajpat nagar