Rebin M R

Software Engineer

Bengaluru, Karnataka, India9 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in semiconductor design engineering.
  • Proficient in powerplanning and floorplanning techniques.
  • Strong background in VLSI design methodologies.
Stackforce AI infers this person is a semiconductor design engineer with expertise in VLSI and physical design.

Contact

LinkedIn

Skills

Core Skills

FloorplanningPowerplanning

Other Skills

LinuxPnR Low power flowHierarchical partition flowApplication-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Static Timing AnalysisClock Tree SynthesisRoutingDesign Rule Checking (DRC)Layout Versus Schematic (LVS)Antenna fixingPhysical Verification

About

Experienced Associate Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Floorplanning powerplanning, PnR Low power flow, hierarchical partition flow and Linux. Strong engineering professional graduated from RV VLSI Design center.

Experience

9 yrs 3 mos
Total Experience
3 yrs 8 mos
Average Tenure
5 yrs 6 mos
Current Experience

Nxp semiconductors

Design Engineer

Dec 2020 – Present · 5 yrs 6 mos · Bengaluru, Karnataka, India

LinuxFloorplanningPowerplanningPnR Low power flowHierarchical partition flow

Samsung r&d institute india - bangalore private limited

Associate Engineer

Sep 2018 – Dec 2020 · 2 yrs 3 mos · Bengaluru Area, India

Qualcomm

Physical Design Engineer

Sep 2017 – Dec 2020 · 3 yrs 3 mos · Banglore

Si2chip technologies pvt. ltd.

Design Engineer

Mar 2017 – Dec 2020 · 3 yrs 9 mos · Bengaluru Area, India

Education

RV VLSI Design center

Jan 2016 – Jan 2017

College of Engineering, Poonjar

B.Tech — Electronics and Communication engineering

Stackforce found 100+ more professionals with Floorplanning & Powerplanning

Explore similar profiles based on matching skills and experience

HARISH RAO L

HARISH RAO L

Physical Design Engineer (On contract)

at Intel

Hyderabad, India2 yrs 10 mos exp
Physical Design EngineerDigital Hardware DesignSynthesis Design
Shivanshu Trivedi

Shivanshu Trivedi

Physical Design Engineer

at NVIDIA

Lakhimpur, India7 yrs 10 mos exp
Physical DesignStatic Timing Analysis
Uma B S

Uma B S

Principal Engineer

at GLOBALFOUNDRIES

Bengaluru, India8 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Jinu M G.

Jinu M G.

Sr staff engineer

at Synopsys Inc

Bengaluru, India8 yrs 1 mo exp
EDARedhawk
guruprasad karki

guruprasad karki

Senior Staff Engineer

at Samsung Electronics

Bengaluru, India18 yrs exp
AnalogPower ManagementRF
DH

Dildar Hussain

Physical Design and Implementation Engineer

at Google

Bengaluru, India20 yrs 3 mos exp
Physical DesignSignoff Closure
PH

Praveen kumar H.V

Layout Designer

at Texas Instruments

Bengaluru, India13 yrs 1 mo exp
Analog Circuit DesignPhysical DesignMixed Signal
PS

Poornima Shanbhogue

Senior Engineer

at Samsung Semiconductor

San Jose, United States8 yrs 11 mos exp
Static Timing AnalysisPhysical DesignTiming Analysis