RITESH SINGH

Director of Engineering

Noida, Uttar Pradesh, India15 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced R&D Engineering Manager with extensive VLSI expertise.
  • Proven track record in embedded memory design.
  • Strong leadership in R&D projects at Synopsys Inc.
Stackforce AI infers this person is a VLSI Engineering Manager with a focus on embedded systems.

Contact

LinkedIn

Skills

Other Skills

Embedded Memory DesignerVLSI

Experience

15 yrs 3 mos
Total Experience
7 yrs 7 mos
Average Tenure
13 yrs 10 mos
Current Experience

Synopsys inc

6 roles

R&D Engineering, Manager

Promoted

Feb 2024 – Present · 2 yrs 4 mos

R & D Manager I

Jan 2024 – Feb 2024 · 1 mo

R & D Engineer Sr. II

Promoted

Jun 2019 – Dec 2023 · 4 yrs 6 mos

R & D Engineer Sr. I

Jun 2016 – May 2019 · 2 yrs 11 mos

R & D Engineer II

Promoted

Nov 2013 – May 2016 · 2 yrs 6 mos

R & D Engineer I

Mar 2012 – Oct 2013 · 1 yr 7 mos

Rf silicon/logic fab ,sks law associates

Design Engineer

Sep 2010 – Feb 2012 · 1 yr 5 mos · Noida Area, India

Education

Panjab University, Chandigarh

Master of Technology (M.Tech.) — Microelectronics

Jan 2009 – Jan 2011

Public Convent School ,Pipraich, Gorakhpur, U. P.

Stackforce found 100+ more professionals with Embedded Memory Designer & VLSI

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp
Product ManagementEngineering Management
Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
BAJAMMA SHAIK

BAJAMMA SHAIK

Physical Design Engineer

at HCLTech

Guntur, India1 yr 1 mo exp
Physical DesignVLSI
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation