Rohit Patil — Product Engineer
*I worked in different technologies like 180nm,130nm,5nm and 3nm Finfet. *As per schematic notes doing floorplan, placement, routing,pin placement and critical nets shielding. *Good knowledge on cleaning the DRC and LVS ,ERC and Extraction errors. *Good knowledge on antenna effect, second order effect,submicron effect double pattering.
Stackforce AI infers this person is a VLSI design engineer with expertise in semiconductor technologies.
Location: Belagavi, Karnataka, India
Experience: 3 yrs 5 mos
Skills
- Vlsi Design
Career Highlights
- Experienced in advanced VLSI design technologies.
- Proficient in DRC, LVS, and extraction error cleaning.
- Strong foundation in electrical and electronics engineering.
Work Experience
Synopsys Inc
Analog Layout Design Sr Engineer (1 yr 5 mos)
ARF Design
Analog Layout Engineer (2 yrs)
ekLakshya Innovation Labs
VLSI design (3 mos)
Cognizant
Program analyst trainee (3 mos)
Education
Bachelor of Engineering - BE at Gogte Institute of Technology
Bachelor of Engineering - BE at Visvesvaraya Technological University
Diploma of Education at Raibag polytechnic raibag