Rubal Singh

Software Engineer

Noida, Uttar Pradesh, India7 yrs 8 mos experience
Highly Stable

Key Highlights

  • 8+ years of experience in system-level modeling.
  • Expert in SystemC and C++ for IP model development.
  • Proven track record in R&D engineering roles.
Stackforce AI infers this person is a Semiconductor Systems Engineer with expertise in SystemC and C++.

Contact

LinkedIn

Skills

Core Skills

SystemcC++

Other Skills

CLinux

About

8+ years of Industry Experience in System Level modelling in SystemC and C++.

Experience

7 yrs 8 mos
Total Experience
2 yrs 6 mos
Average Tenure
--
Current Experience

Synopsys inc

Sr R&D Engineer

Mar 2017 – Jul 2020 · 3 yrs 4 mos

Sandisk india

Systems Modelling Engineer

Apr 2016 – Mar 2017 · 11 mos

Synopsys inc

R&D Engineer

Oct 2012 – Mar 2016 · 3 yrs 5 mos · Noida, India

  • Design and development of SystemC/C++ based IP models
SystemCC++

Education

Delhi College of Engineering

Bachelor of Engineering (BEng) — Computer Science

Jan 2008 – Jan 2012

D.A.V. Public School, Kurukshetra

High School

Jan 2008 – Present

Stackforce found 100+ more professionals with Systemc & C++

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Praveena Kumar Nelam

Praveena Kumar Nelam

Sr. GPU Performance Modeling Engineer

at Intel Technology India Private Limited

Bengaluru, India19 yrs 9 mos exp
GPU developmentVideo codec developmentDSP implementation
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
ASHUTOSH SINGH

ASHUTOSH SINGH

Member Of Technical Staff

at Oracle

Bengaluru, India7 yrs 7 mos exp
Back-End Web DevelopmentSpring FrameworkComputer Science
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization