Ravindu Nimsara Perera

Senior Software Engineer

Colombo, Western Province, Sri Lanka5 yrs 1 mo experience
Most Likely To Switch

Key Highlights

  • Experienced in Synopsys tools for R&D.
  • Strong programming skills in C, C++, and Java.
  • Background in Computer Science and Engineering.
Stackforce AI infers this person is a Software Engineer with expertise in FPGA and R&D tools.

Contact

LinkedIn

Skills

Core Skills

Synopsys Tools

Other Skills

C (Programming Language)C++JavaComputer ScienceField-Programmable Gate Arrays (FPGA)AlgorithmsObject-Oriented Programming (OOP)LinuxPythonWireless ProtocolsSystemVerilogVerilogCompilers

Experience

5 yrs 1 mo
Total Experience
2 yrs 6 mos
Average Tenure
2 yrs 7 mos
Current Experience

Syntax genie (pvt) ltd

Senior Research And Development Engineer

Nov 2023 – Present · 2 yrs 7 mos · Sri Lanka

Synopsys inc

2 roles

Research and Development Engineer II

Feb 2023 – Nov 2023 · 9 mos · Sri Lanka

Synopsys tools

Research and Development Engineer I

Apr 2021 – Jan 2023 · 1 yr 9 mos · Sri Lanka

Synopsys tools

Ackcio

Embedded Software Engineer

Jun 2019 – Dec 2019 · 6 mos · Singapore

Education

University of Moratuwa

Bachelor of Science(Hons) — Computer Science and Engineering

Jan 2016 – Jan 2020

Institute of Java and Software Engineering

Graduate Diploma in Software Engineering

Jan 2016 – Jan 2017

Sri Sumangala College, Panadura

Jan 2002 – Jan 2015

Stackforce found 100+ more professionals with Synopsys Tools

Explore similar profiles based on matching skills and experience

Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Levon Davtyan

Levon Davtyan

R&D Engineering, Manager

at Synopsys Inc

Yerevan, Armenia9 yrs 3 mos exp
Research and Development (R&D)Very-Large-Scale Integration (VLSI)
Mai Pasha Mohammad

Mai Pasha Mohammad

Lead Physical design engineer

at Radiant Semiconductors

Bengaluru, India4 yrs 6 mos exp
Physical DesignAutomationPhysical Verification
Rojan Karn

Rojan Karn

Senior Firmware Engineer, Pre-Silicon Emulation

at NVIDIA

San Francisco, United States2 yrs 1 mo exp
Hardware EmulationFunctional VerificationPython (Programming Language)Hardware TestingDigital Circuit Design
Minh Tran

Minh Tran

Director

at Synopsys Inc

Vietnam18 yrs 3 mos exp
Analog Circuit DesignDFT
Saptak Acharjee

Saptak Acharjee

SOC Physical Design, Staff Engineer

at Samsung Semiconductor

Kolkata, India6 yrs 10 mos exp
Physical DesignVLSI
GS

Gande Sai Vineeth

Senior Engineer, HBM Layout

at Micron Technology

Hyderabad, India6 yrs 2 mos exp
Layout Design EngineerAnalog Layout