Sharath Prasad

Software Engineer

Bengaluru, Karnataka, India16 yrs experience
Highly Stable

Key Highlights

  • Expertise in Hardware Design Verification and Digital Systems.
  • Strong background in SystemVerilog and UVM methodologies.
  • Experience with leading tech companies like Google and Microsoft.
Stackforce AI infers this person is a Hardware Design Verification Engineer with expertise in Digital Systems and Verification Methodologies.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Systemverilog

Other Skills

LinuxC++MatlabVerilogCPspiceVHDLSimulinkAlgorithmsLabviewSimulationsProgrammingPythonLTSpiceLaTeX

About

Computer Engineer with academic and professional experience in digital systems. Specialization involves Computer Architecture and Digital Systems Design. Interests: • Microprocessor Architecture • Digital Systems Design • Design Automation • Design Verification

Experience

16 yrs
Total Experience
2 yrs 6 mos
Average Tenure
1 yr 1 mo
Current Experience

Google

Hardware Sr. Design Verification Engineer

May 2025Present · 1 yr 1 mo · Bengaluru, Karnataka, India · Hybrid

Microsoft

3 roles

Senior Design Verification Engineer

Promoted

Jun 2022Jul 2022 · 1 mo

Universal Verification Methodology (UVM)LinuxSystemVerilogC++

Design Verification Engineer 2

Aug 2020Jun 2022 · 1 yr 10 mos

Hardware Design Verification Engineer

Mar 2019Aug 2020 · 1 yr 5 mos

  • Design Verification of Hardware products at Microsoft

Meta

Hardware Design Verification Engineer

Jun 2022May 2025 · 2 yrs 11 mos · Bengaluru, Karnataka, India

Intel corporation

Component Design Engineer (Pre-silicon Verification)

Feb 2016Mar 2019 · 3 yrs 1 mo · Portland, Oregon Area

Hgst, a western digital company

Co Op: SIT Lab Engineer

Jan 2015Aug 2015 · 7 mos · Rochester, Minnesota Area

  • Analyze functionality requirements and write test plans
  • Collaborate closely with software development colleagues to resolve issues
  • Work toward test automation where applicable, to improve productivity and test coverage
  • Other duties as assigned

University of wisconsin-madison

4 roles

Teaching Assistant

Promoted

Aug 2014Jan 2016 · 1 yr 5 mos · Madison, Wisconsin Area

  • Responsible for performing teaching to assist faculty members, professors, department heads and other faculty. Lecture discussions, proctor exams, grades tests and homework, and records grades in grade book. Assigns material in class as needed.

Research Assistant

Jan 2014Aug 2014 · 7 mos · Madison, Wisconsin Area

Graduate Teaching Assistant: Department of Mathematics

Aug 2013Jan 2014 · 5 mos · Madison, Wisconsin Area

  • Responsible for performing teaching to assist faculty members, professors, department heads and other faculty. Lecture at discussions, proctors exams, grades tests and homework, and records grades in grade book. Assigns material in class as needed.

Graduate Research Assistant

May 2013Aug 2013 · 3 mos · Madison, Wisconsin Area

Texas a&m university

Matlab Tutor

May 2009May 2012 · 3 yrs

Education

University of Wisconsin-Madison

Master of Science (MS) — Computer Engineering

Jan 2013Jan 2014

Texas A&M University

Bachelor's Degree — Computer Engineering

Jan 2008Jan 2012

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Systemverilog

Explore similar profiles based on matching skills and experience

Sharath Prasad - Software Engineer | Stackforce