T

Tigran Danielyan

Software Engineer

Yerevan, Yerevan, Armenia3 yrs 1 mo experience

Key Highlights

  • Expert in DDR I/O timing characterization.
  • Proficient in static timing analysis and debugging.
  • Strong background in telecommunications engineering.
Stackforce AI infers this person is a Telecommunications and Analog Design Engineering specialist with a focus on network performance and timing analysis.

Contact

Skills

Core Skills

Analog Design EngineeringStatic Timing AnalysisTelecommunications EngineeringNetwork Performance Management

Other Skills

DDR I/O timing characterizationtiming report generationtiming debugmulti-corner analysisblock-level sign-offDWDM networksOTN networksOTDR toolsOSA toolslink budget analysispower balancingEnglishTelecommunicationsEngineeringCommunication

About

Analog Design Engineer at Synopsys with a telecommunications and radio physics foundation, specializing in DDR I/O timing characterization and static timing analysis. I generate and analyze timing reports, debug timing issues, and drive setup/hold closure through targeted fixes across corners and constraints. I support and improve STA flows, perform multi-corner analysis, and contribute to block-level sign-off for AMS designs by resolving violations and strengthening timing robustness.

Experience

3 yrs 1 mo
Total Experience
1 yr 8 mos
Average Tenure
1 yr 5 mos
Current Experience

Synopsys inc

Analog Design Engineer

Jan 2025Present · 1 yr 5 mos · Ереван, Армения

  • DDR I/O timing characterization and static timing analysis.
  • Generated timing reports, performed debug, and resolved violations.
  • Performed STA debug, setup/hold fixes, timing report analysis.
  • Supported STA flows, timing debug, multi-corner analysis.
  • Contributed to block-level sign-off flow for AMS designs.
DDR I/O timing characterizationstatic timing analysistiming report generationtiming debugmulti-corner analysisblock-level sign-off+2

Viva

Transmission Engineer

May 2023Jan 2025 · 1 yr 8 mos · Ереван, Армения · On-site

  • Oversaw the daily performance of the backbone and metro DWDM/OTN networks, ensuring high availability and peak performance.
  • Led the installation, commissioning, and integration of DWDM nodes and transponders to expand network reach and capacity.
  • Utilized OTDR and OSA tools to diagnose and resolve complex DWDM layer faults, including signal degradation and wavelength collisions.
  • Conducted link budget analysis and power balancing to maintain optimal signal-to-noise ratios across multi-span DWDM routes.
DWDM networksOTN networksOTDR toolsOSA toolslink budget analysispower balancing+2

Team telecom armenia

Telecommunications Engineer

Feb 2023Apr 2023 · 2 mos · Yerevan, Armenia · On-site

Education

Yerevan State University

Master's degree — Engineering

Sep 2023Jul 2025

Yerevan State University

Bachelor's degree — Telecommunications Engineering

Sep 2019Aug 2023

Stackforce found 100+ more professionals with Analog Design Engineering & Static Timing Analysis

Explore similar profiles based on matching skills and experience