Venkata Siva Midde

Associate Consultant

Kozhikode, Kerala, India3 yrs experience

Highly Stable

Key Highlights

Ph.D. candidate specializing in Camera ISP Blocks.
Expertise in RTL Design and hardware architectures.
Experience in teaching Computer Architecture.

Stackforce AI infers this person is a specialist in hardware design and architecture within the semiconductor industry.

Contact

Skills

Other Skills

RTL Design for CNNCamera ISP blocks hardware architecturesSystemVerilogField-Programmable Gate Arrays (FPGA)Application-Specific Integrated Circuits (ASIC)RTL CodingVerilog

Experience

3 yrs

Total Experience

3 yrs

Average Tenure

Current Experience

National institute of technology karnataka

Temporary Faculty

Aug 2025 – May 2026 · 9 mos

Computer Architecture

Accenture

Test Engineer Analyst

Jun 2015 – Jul 2018 · 3 yrs 1 mo · Greater Hyderabad Area

Education

National Institute of Technology Calicut

Doctor of Philosophy - PhD

Jan 2021 – Mar 2026

National Institute of Technology Calicut

Master of Technology - MTech — Microelectronics and Vlsi Design

Jul 2018 – Jun 2020

Jawaharlal Nehru technological University anantapur

B.Tech — Electronics and communication engineering

Jan 2011 – Jan 2015

Sri Chaitanya Junior kalasala, Aushapur

Jul 2009 – Apr 2011

APSWR Jupadu Bunglow

Jan 2005 – Jan 2009

Stackforce found 100+ more professionals with RTL Design for CNN & Camera ISP blocks hardware architectures

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp

Product ManagementEngineering Management

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp

Analog Integrated Circuit DesignSignal Integrity

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp

BAJAMMA SHAIK

Physical Design Engineer

at HCLTech

Guntur, India1 yr 1 mo exp

Physical DesignVLSI

Venkata Durga Prabhas Allacheruvu

ASIC Design Verification Engineer SpanIdea Systems @ Broadcom

at SpanIdea Systems

Guntur, India1 yr 11 mos exp

ASIC / SoC VerificationUVMVerification and Validation (V&V)

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp

Field-Programmable Gate Arrays (FPGA)

Jeevan Kishore Challa

Senior Physical Design Engineer

at Qualcomm

Hyderabad, India5 yrs 7 mos exp

Physical DesignTeaching