Vishal Manikwar

Software Engineer

Hyderabad, Telangana, India12 yrs 9 mos experience

Key Highlights

  • Expert in ASIC design verification and VLSI.
  • Proficient in SystemVerilog and UVM methodologies.
  • Strong background in SoC verification and IP integration.
Stackforce AI infers this person is a VLSI and ASIC design verification specialist.

Contact

Skills

Other Skills

VLSICSystemVerilogVerilog HDLDigital Logic DesignDigital ElectronicsVerilogIP VerificationIP Integration & Verification at SoCUniversal Verification Methodology (UVM)

Experience

12 yrs 9 mos
Total Experience
5 yrs 2 mos
Average Tenure
2 yrs 4 mos
Current Experience

Amd

MTS Silicon Design Engineer

Jan 2024Present · 2 yrs 4 mos · Hyderabad, Telangana, India · On-site

Micron technology

Staff Engineer - Asic Design Verification

Aug 2021Jan 2024 · 2 yrs 5 mos · Hyderabad, Telangana, India

  • SoC Verification

Amd

3 roles

Sr Silicon Design Engineer

Promoted

Jul 2018Jul 2021 · 3 yrs

  • IP level verification, IP integration and verification at SoC.

Design Engineer 2

Promoted

Jul 2014Jul 2018 · 4 yrs

Design Engineer 1

Jul 2013Jul 2014 · 1 yr

Education

National Institute of Technology, Tiruchirappalli

Master of Technology (M.Tech.)

Jan 2011Jan 2013

Shri Guru Gobind Singh Institute of Engineering & Technology, Nanded, Maharashtra, India.

Bachelor’s Degree — Electronics and Telecommunication Engineering

Jan 2006Jan 2010

Stackforce found 100+ more professionals with VLSI & C

Explore similar profiles based on matching skills and experience