Pratish Behera

DevOps Engineer

Bengaluru, Karnataka, India22 yrs 6 mos experience
Highly Stable

Key Highlights

  • Experienced in VLSI and ASIC design.
  • Strong background in functional verification methodologies.
  • Proficient in multiple programming languages including C and C++.
Stackforce AI infers this person is a VLSI and ASIC design expert with strong functional verification skills.

Contact

LinkedIn

Skills

Other Skills

PerlASICVerilogDebuggingVLSISoCSystemVerilogCC++Functional VerificationAlgorithmsInternet of Things

Experience

22 yrs 6 mos
Total Experience
6 yrs 9 mos
Average Tenure
2 yrs 6 mos
Current Experience

Meta

DV engineer

Oct 2023 – Present · 2 yrs 6 mos · Bengaluru, Karnataka, India · On-site

Broadcom

Principal Engineer

Oct 2014 – Feb 2024 · 9 yrs 4 mos · Bangalore

Mirafra technologies

Sr R & D Manager

Dec 2004 – Sep 2014 · 9 yrs 9 mos

Tavant technologies

Software Engineer

Aug 2003 – Nov 2004 · 1 yr 3 mos

Education

Indian Institute of Technology, Kharagpur

B-Tech — E&ECE

Jan 1999 – Jan 2003

town high school, balasore

12th

Jan 1993 – Jan 1998

Stackforce found 100+ more professionals with Perl & ASIC

Explore similar profiles based on matching skills and experience

Ranjith Reddy Jakka

Ranjith Reddy Jakka

Senior Design Engineer

at AMD

Hyderabad, India4 yrs 1 mo exp
RTL DesignIntegrated Circuits (IC)Functional Verification
Hardeep Singh

Hardeep Singh

Design Verification Engineer

at Wipro

Ahmedabad, India11 yrs 8 mos exp
Mahesh Arumugam

Mahesh Arumugam

Lead

at Intel Corporation

Bengaluru, India19 yrs exp
VLSIFunctional Verification
Kamal Krishna Kota

Kamal Krishna Kota

senior asic verification engineer

at NVIDIA

Bengaluru, India11 yrs 10 mos exp
ASIC VerificationFunctional Verification
Arjun Singh

Arjun Singh

Senior Design Verification Engineer

at Microsoft

Noida, India13 yrs 8 mos exp
Artificial Intelligence (AI)Formal VerificationFunctional Verification
pawan gupta

pawan gupta

Principal Engineer

at Renesas Electronics

Delhi, India14 yrs 6 mos exp
DesigningFunctional VerificationSystem Verification
Digvijay Patil

Digvijay Patil

Senior Staff Engineer

at Marvell Technology

Pune, India11 yrs 1 mo exp
Functional VerificationSystemVerilog
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs 1 mo exp