W

Waris Quraishi

Software Engineer

Delhi, India5 yrs 2 mos experience

Key Highlights

  • Experienced in RTL Design and UVM methodologies.
  • Proficient in multiple programming languages including Python and C++.
  • Currently a Staff Engineer at Synopsys Inc.
Stackforce AI infers this person is a highly skilled engineer in the semiconductor and digital design industry.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignUniversal Verification Methodology (uvm)

Other Skills

Validation ProtocolDigital DesignsLinuxSystemVerilogTCLEthernetPython (Programming Language)C (Programming Language)C++Verilog

Experience

5 yrs 2 mos
Total Experience
2 yrs 11 mos
Average Tenure
2 yrs 2 mos
Current Experience

Synopsys inc

2 roles

Staff Engineer

Promoted

Apr 2026 – Present · 2 mos

RTL DesignValidation ProtocolDigital DesignsLinuxUniversal Verification Methodology (UVM)SystemVerilog+6

Solutions Engineer 2

Apr 2024 – Present · 2 yrs 2 mos

X-epic

2 roles

R&D Engineer 2

Promoted

Jan 2023 – Mar 2024 · 1 yr 2 mos

Engineer 1

Feb 2021 – Dec 2022 · 1 yr 10 mos

Dkop labs pvt. ltd.

Trainee

Jan 2019 – Sep 2020 · 1 yr 8 mos

Education

Dr. A.P.J. Abdul Kalam Technical University (AKTU), Lucknow

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Stackforce found 100+ more professionals with Rtl Design & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp
Product ManagementEngineering Management
ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification