Sanjay Tarihalli

Intern

Bengaluru, Karnataka, India3 mos experience

Key Highlights

Internship experience at Synopsys Inc.
Proficient in C, C++, Verilog, and SystemVerilog.
Bachelor's degree in Electronics and Communications Engineering.

Stackforce AI infers this person is a Software Engineer with a focus on embedded systems and hardware description languages.

Contact

Skills

Core Skills

C (programming Language)Verilog

Other Skills

CC++SystemVerilog

Experience

Synopsys inc

Intern

Feb 2021 – Jun 2021 · 4 mos · India

C (Programming Language)VerilogC++SystemVerilog

Education

B. M. S. College of Engineering

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2017 – Jan 2021

National Composite P U College,Hosapete

PUC — PCMB

Jan 2015 – Jan 2017

Mahila Samaj English Medium School ,Hosapete

Schooling

Stackforce found 100+ more professionals with C (programming Language) & Verilog

Explore similar profiles based on matching skills and experience

Vinayak Tripathi

Senior Design Engineer

at L&T Semiconductor Technologies

Uttar Pradesh, India7 yrs 9 mos exp

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 5 mos exp

Praneeth Reddy

Design Verification Engineer

at Rambus

Portland, United States2 yrs 10 mos exp

Functional VerificationIP Verification

Ruhi Panarwala

Senior ASIC Verification Engineer

at eInfochips (An Arrow Company)

Ahmedabad, India7 yrs 3 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Ravi Makwana

Engineer

at eInfochips (An Arrow Company)

Ahmedabad, India7 yrs 2 mos exp

System VerificationUniversal Verification Methodology (UVM)

Rutvik Patel

Senior Design Verification Engineer

at Qualcomm

Ahmedabad, India5 yrs 2 mos exp

ASICDigital ElectronicsDigital LogicSystemVerilogUniversal Verification Methodology (UVM)

Vishnu Sisodia

Senior PDK Engineer

at NXP Semiconductors

Noida, India3 yrs 8 mos exp

Dhaval Sanepara

Senior Design Verification Engineer

at Microsoft

Bengaluru, India8 yrs 9 mos exp