Abdul Rahaman Shaik

Software Engineer

Andhra Pradesh, India11 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced Verification Engineer with a strong focus on ASIC design.
Proficient in RTL Verification methodologies and tools.
Solid background in VLSI design from a reputable engineering college.

Stackforce AI infers this person is a Verification Engineer specializing in ASIC and RTL methodologies within the semiconductor industry.

Contact

Skills

Core Skills

Rtl VerificationApplication-specific Integrated Circuits (asic)

Other Skills

C (Programming Language)uvmC++Verilogsystem verilog

Experience

11 yrs 3 mos

Total Experience

4 yrs 1 mo

Average Tenure

7 yrs 3 mos

Current Experience

Intel corporation

Verification Engineer

Jan 2021 – Present · 5 yrs 3 mos · Malaysia

RTL VerificationApplication-Specific Integrated Circuits (ASIC)

Altran

Verification Engineer

Jan 2019 – Present · 7 yrs 3 mos · Malaysia

RTL VerificationApplication-Specific Integrated Circuits (ASIC)

Ust global

Product Development Engineer

Jun 2017 – Dec 2018 · 1 yr 6 mos · Malaysia

RTL VerificationApplication-Specific Integrated Circuits (ASIC)

Tata consultancy services

Verification Engineer

Dec 2014 – Jun 2017 · 2 yrs 6 mos · Hyderabad, telangana

RTL Verification

Education

V R siddhartha engineering college, Vijayawada

M.Tech — VLSI DESIGN

Jan 2012 – Jan 2014

RVR & JC Engineering College

Stackforce found 100+ more professionals with Rtl Verification & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Naveen Yadav

FPGA Developer

at AlphaGrep

Bengaluru, India2 yrs 3 mos exp

ASIC DesignEvent CoordinationVerification

Suyash Bagadia

Design Verification Engineer

at Meta

Bengaluru, India6 yrs 8 mos exp

ASIC Design VerificationUVMSystemVerilogSoftware DevelopmentTeaching

Srinu Reddy

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 6 mos exp

Timing Closure

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Veerendra Jonna

Principal Engineer

at Intel Corporation

Bengaluru, India22 yrs 3 mos exp

Micro-ArchitectureCPU DesignSoC DesignPower ManagementDigital Design

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs exp

Physical DesignStatic Timing Analysis

Gouri M S

Senior Staff Engineer

at MediaTek

Bengaluru, India9 yrs 7 mos exp

Satheesh Kumar

Principal DV Engineer

at Microsoft

Bengaluru, India14 yrs 6 mos exp

Design verificationSystem on a Chip (SoC)