Aagosh Gupta

Software Engineer

Jammu, Kashmir, India7 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in VLSI emulation solutions.
  • Experience with ISRO in design and verification.
  • Proficient in multiple emulation platforms.
Stackforce AI infers this person is a VLSI Emulation Engineer with expertise in digital design and verification.

Contact

LinkedIn

Skills

Core Skills

Digital Design And VerificationRtl VerificationFpga Verification

Other Skills

Digital ElectronicsField-Programmable Gate Arrays (FPGA)LinuxMentor Graphics Veloce Strato platformMicrosoft OfficeNetworkingQuestaSystemVerilogUniversal Verification Methodology (UVM)VerilogXilinx ISEZebu Emulation platformmodelSim

About

VLSI Emulation solution enthusiast. Currently working as R&D engineer at Synopsys Inc on Zebu Emulation platform. Past experience of working with great minds of our country at Indian Space Research Organization (ISRO) SAC Ahmedabad in Design and Verification domain over Mentor Graphic's Veloce Strato Emulation platform and Aldec HES platform for more than 2 years.

Experience

Synopsys inc

R&D Engineer, II

Apr 2022 – Present · 3 yrs 11 mos · Noida, Uttar Pradesh, India

Zebu Emulation platformDigital design and verificationRTL Verification

Emupro consulting pvt ltd

Emulation and verification engineer

Dec 2020 – Jan 2022 · 1 yr 1 mo · Bengaluru, Karnataka, India

  • Worked over Mentor Graphics Veloce Strato platform as an emulation engineer.
Mentor Graphics Veloce Strato platformDigital design and verification

Space applications centre, isro

FPGA verification engineer

Dec 2018 – Jul 2020 · 1 yr 7 mos · Ahmedabad, Gujarat, India

FPGA Verification

Dkop labs pvt. ltd.

Student

Feb 2018 – Aug 2018 · 6 mos · Noida Area, India

  • VLSI design and verification profile.

Education

Maharishi Dayanand University ,Rohtak

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Stackforce found 71 more professionals with Digital Design And Verification & Rtl Verification

Explore similar profiles based on matching skills and experience

MY

Muneesh Yadav

CAD Engineer

at UANDWE, Inc.

Gurugram, India3 yrs 5 mos exp
Cadence SkillCircuit DesignPython (Programming Language)RTL CodingShell Scripting
Abbas Soni

Abbas Soni

Principal Software Engineer

at Cadence Design Systems

Ahmedabad, India12 yrs 8 mos exp
Naveen Yadav

Naveen Yadav

FPGA Developer

at AlphaGrep

Bengaluru, India2 yrs 2 mos exp
ASIC DesignEvent CoordinationVerification
Rahul Raghavan

Rahul Raghavan

Staff Engineer

at Qualcomm

Bengaluru, India12 yrs 6 mos exp
SAKSHAM SONI

SAKSHAM SONI

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs exp
System on a Chip (SoC)Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Vivek Goel

Vivek Goel

Lead FPGA Design Engineer

at HIGH FREQUENCY TRADING

Gurugram, India5 yrs exp
Digital DesignFPGA DesignRTL Design
Rohit Agrawal

Rohit Agrawal

Deep Learning Architect

at NVIDIA

Sunnyvale, United States10 yrs 5 mos exp
Embedded Systems