Jaydip Joshi

Software Engineer

Ahmedabad, Gujarat, India12 yrs 1 mo experience
Highly Stable

Key Highlights

  • Proficient in ASIC and SoC verification methodologies.
  • Strong leadership skills demonstrated in technical team roles.
  • Expertise in multiple programming languages and verification tools.
Stackforce AI infers this person is a VLSI verification engineer with extensive experience in ASIC design and verification.

Contact

LinkedIn

Skills

Other Skills

ASICApplication-Specific Integrated Circuits (ASIC)CC++C++ LanguageCoverage AnalysisDDR4DDR5DebuggingFunctional VerificationInterpersonal CommunicationLeadershipMatlabMemory ControllersModelSim

Experience

Intel corporation

IP/SOC Verification Engineer

Aug 2024 – Present · 1 yr 7 mos · Bengaluru, Karnataka, India

Einfochips (an arrow company)

6 roles

Technical Lead (Level 2)

Apr 2022 – Aug 2024 · 2 yrs 4 mos

Technical Lead (Level 1)

Jul 2020 – Jul 2022 · 2 yrs

Senior ASIC Engineer (Level 2)

Promoted

Apr 2018 – Jul 2020 · 2 yrs 3 mos

Senior ASIC Verification Engineer (Level 1)

Apr 2016 – Mar 2018 · 1 yr 11 mos

Asic Verification Engineer

Dec 2013 – Mar 2016 · 2 yrs 3 mos

ASIC Verification Engineer

Jul 2013 – Dec 2013 · 5 mos

Education

Vishwakarma government engineering college,chandkheda

Bachelor of Engineering (B.E.) — Electronics and Communications Engineering

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with ASIC & Application-Specific Integrated Circuits (ASIC)

Explore similar profiles based on matching skills and experience

DB

Danny Boby

Analog Generator Developer

at Blue Cheetah Analog Design, Inc.

Menlo Park, United States6 yrs exp
Himanshu Singh Yadav

Himanshu Singh Yadav

BRAIN Research Consultant

at WorldQuant

India2 yrs exp
ASIC DesignFormal Verification
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 3 mos exp
Functional VerificationSoC
Pradeep Agarwal

Pradeep Agarwal

Chief Technology Officer

at Qbit Labs Private Limited

South Delhi, India17 yrs 5 mos exp
Pspice
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp
Arun Ram Kumar

Arun Ram Kumar

FPGA DESIGN ENGINEER

at Jio

Bengaluru, India11 yrs 6 mos exp
FPGAVLSI
Murali S N

Murali S N

Principal Silicon Engineer

at Microsoft

Bengaluru, India13 yrs 7 mos exp
ASICRTL Design
Kuldeep Dudhagara

Kuldeep Dudhagara

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 5 mos exp